PATENT ABSTRACTS OF JAPAN

(11)Publication number:

2002-217517

(43) Date of publication of application: 02.08.2002

(51)Int.Cl.

H05K 1/18 H01L 25/04 H01L 25/18 H05K 1/02 H05K 3/34

(21)Application number : 2001-014088

(71)Applicant: HITACHI LTD

(22)Date of filing:

23.01.2001

(72)Inventor: TENMYO HIROYUKI

ITO MITSUKO

YAMAGUCHI YOSHIHIDE

ISADA NAOYA MIZUSHIMA AKIKO OKUBO MASAFUMI TSUNODA SHIGEHARU MINAGAWA MADOKA HOZOJI HIROYUKI MIURA KAZUMA

(54) WIRING BOARD AND MULTICHIP MODULE STRUCTURE

(57) Abstract:

PROBLEM TO BE SOLVED: To provide a wiring board of high yield and low cost by reducing the number of layers, arranging a power source layer effectively in a wiring board for connecting LSIs having many pins, and to provide a multichip module wherein high density mounting is enabled by using the wiring board.

E 1

SOLUTION: The power source layer is made the whole board surface, thereby enabling the number of wiring layers to be reduced. A power source layer is formed individually between layers, thereby enabling formation of wiring of higher density. By using the wiring board, the LSIs having many pins can be easily connected with each other, so that high density mounting is

enabled.

* NOTICES *

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The substrate for power sources which is a wiring substrate for mounting a semiconductor chip using a solder bump, and has conductivity, It wires and forms a conductor and on said insulating layer, the object for power sources in which the electrode for power sources for filling up with a conductor the insulating layer formed on this substrate for power sources and the through hole formed in this insulating layer, connecting with said substrate for power sources, using a solder bump for the bump for power sources of a semiconductor chip, and connecting was formed -- The wiring substrate characterized by having and constituting wiring for signals which has an electrode for signals for using a solder bump for the bump for signals of a semiconductor chip, and connecting in a predetermined part.

[Claim 2] said electrode for power sources and said electrode for signals are exposed -- making -- wiring for signals on said insulating layer, and the object for power sources -- the wiring substrate according to claim 1 characterized by covering and constituting a conductor from an insulating protective coat.

[Claim 3] The wiring substrate according to claim 1 or 2 characterized by carrying and constituting a solder bump in said electrode for power sources, and said electrode for signals.

[Claim 4] the object for external connection for power sources which formed the electrode for power sources for external connection in the side in which the through hole formed in said insulating layer is filled up with a conductor in the periphery of a wiring substrate according to claim 1 or 2, it connects with said substrate for power sources, and a semiconductor chip is mounted -- with a conductor The wiring substrate characterized by having the electrode for signals for external connection connected and prepared in the side in which the semiconductor chip of the wired appointed number place is mounted to the periphery in said wiring for signals.

[Claim 5] The wiring substrate according to claim 4 characterized by carrying and constituting by the bump for external connection at said electrode for power sources for external connection, and the electrode for signals for external connection.

[Claim 6] Said insulating protective coat is a wiring substrate according to claim 4 characterized by constituting so that said electrode for power sources for external connection and said electrode for signals for external connection may be exposed. [Claim 7] Claim 1 characterized by covering and constituting the conductor which

becomes the whole front face or a part from a metal thin film as said substrate for power sources by using a glass substrate, a ceramics substrate, a silicon wafer, or a metal substrate as a base material thru/or the wiring substrate of any of 6, or one publication. [Claim 8] Claim 1 characterized by covering and constituting the conductor which becomes the whole front face or part by the side of said insulating layer from a metal thin film as said substrate for power sources by using a glass substrate, a ceramics substrate, a silicon wafer, or a metal substrate as a base material thru/or the wiring substrate of any of 6, or one publication.

[Claim 9] Claim 1 characterized by constituting from a silicon wafer or a metal substrate as said substrate for power sources thru/or the wiring substrate of any of 6, or one publication.

[Claim 10] said object for power sources -- claim 1 characterized by forming a conductor and wiring for signals using electroplating or nonelectrolytic plating thru/or the wiring substrate of any of 9, or one publication.

[Claim 11] Claim 1 characterized by having the solder diffusion prevention film in said electrode for power sources, and said electrode for signals thru/or the wiring substrate of any of 6, or one publication.

[Claim 12] The wiring substrate of any one publication of claim 1-6 characterized by having a metal membrane for securing the wettability of solder in said electrode for power sources, and said electrode for signals.

[Claim 13] The substrate for power sources which is a wiring substrate for mounting a semiconductor chip using a solder bump, and has conductivity, the 1st insulating layer formed on this substrate for power sources -- this -- wiring being formed on the 1st insulating layer and with wiring for power sources which has an electrode for power sources for using a solder bump for the 1st bump for power sources of a semiconductor chip, and connecting in a predetermined part the object for power sources in which the 2nd electrode for power sources for filling up with a conductor the 2nd insulating layer formed after this wiring for power sources and the through hole formed in said 1st and 2nd insulating layers, connecting with said substrate for power sources, using a solder bump for the 2nd bump for power sources of a semiconductor chip, and connecting was formed - with a conductor The wiring substrate characterized by having and constituting wiring for signals which has an electrode for signals for wiring and forming on said 2nd insulating layer, using a solder bump for the bump for signals of a semiconductor chip, and connecting in a predetermined part.

[Claim 14] The multi chip module structure characterized by having used said solder bump, having mounted two or more semiconductor chips in claim 1 thru/or the wiring substrate of any of 13, or one publication, and constituting in.

DE	ΓΔ	П	FD	DEC	CR	IPTI	ON

Ĉ

[Detailed Description of the Invention] [0001]

[Field of the Invention] This invention relates to the mounting structure which mounted this semiconductor device in the wiring substrate and its semiconductor device (multi chip module structure) list for carrying out connection mounting of two or more semiconductor chips using a solder bump by the solder bump further at the printed-circuit board. [0002]

[Description of the Prior Art] Conventionally, also in a printed circuit board or a ceramics substrate, in order to secure a wiring consistency, as for the substrate carrying a semiconductor chip, it is common to carry out the stratification of many numbers of wiring layers.

[0003] Moreover, as a gestalt of high density assembly, in "highly-integrated chip-on chip mounting", the second chip is carried in the front face of the first chip, and the method which makes connection with the external circuit board from the outside of the active field of the first chip is indicated by for example, the JP,2000-156461,A official report (conventional technique 1).

[0004]

[Problem(s) to be Solved by the Invention] Since the first chip and second chip are connected by point-blank range with the above-mentioned conventional technique 1, it is electrically advantageous. Moreover, since the coefficient of thermal expansion of the first chip and the second chip is the same, it is advantageous also to thermal stress. However, in the above-mentioned conventional technique 1, the semiconductor chip is used as the first chip which carries the second chip for connection with an external circuit of the active field of the first chip outside, and the technical problem that manufacture of a chip-on chip module becomes high cost occurs.

[0005] Moreover, when the number of chip terminals of the second chip increases, supposing it takes about wiring for power sources as well as wiring for signals, high density assembly will become difficult from the relation of a wiring consistency.

[0006] The purpose of this invention is to offer the wiring substrate which made it possible to be low cost and to connect between a semiconductor chip and mounting printed-circuit boards by high density moreover.

[0007] Moreover, other purposes of this invention are in the wiring substrate which made it possible to be low cost using a solder bump and to connect two or more semiconductor chips by high density moreover offering the multi chip module structure (semiconductor device) which carried out connection mounting.

[8000]

[Means for Solving the Problem] The above-mentioned purpose is attained by devising the structure of a wiring substrate of mounting two or more chips with which the semiconductor device was formed.

[0009] Namely, the substrate for power sources which this invention is a wiring substrate for mounting a semiconductor chip using a solder bump, and has conductivity (for example, substrate for glands), It wires and forms a conductor and on said insulating layer, the object for power sources in which the electrode for power sources for filling up with a conductor the insulating layer formed on this substrate for power sources and the through hole formed in this insulating layer, connecting with said substrate for power sources, using a solder bump for the bump for power sources of a semiconductor chip, and

connecting was formed -- It is the wiring substrate characterized by having and constituting wiring for signals which has an electrode for signals for using a solder bump for the bump for signals of a semiconductor chip, and connecting in a predetermined part. [0010] moreover, this invention exposes the electrode for power sources, and the electrode for signals in said wiring substrate -- making -- wiring for signals on an insulating layer, and the object for power sources -- it is characterized by covering and constituting a conductor from an insulating protective coat (insulating protective layer).

Ç

[0011] Moreover, this invention is characterized by carrying and constituting a solder bump in the electrode for power sources, and the electrode for signals in said wiring substrate.

[0012] moreover, the object for external connection for power sources which formed the electrode for power sources for external connection in the side in which this invention fills up with a conductor the through hole formed in said insulating layer in the periphery of said wiring substrate, connects it to said substrate for power sources, and a semiconductor chip is mounted -- with a conductor It is characterized by having the electrode for signals for external connection connected and prepared in the side in which the semiconductor chip of the wired appointed number place is mounted to the periphery in said wiring for signals.

[0013] Moreover, this invention is characterized by carrying and constituting the bump for external connection in said electrode for power sources for external connection, and the electrode for signals for external connection in said wiring substrate.

[0014] Moreover, this invention is characterized by constituting said insulating protective coat (insulating protective layer) so that said electrode for power sources for external connection and said electrode for signals for external connection may be exposed in said wiring substrate.

[0015] Moreover, this invention is characterized by covering and constituting the conductor which becomes the whole front face or a part from a metal thin film as a substrate for power sources in said wiring substrate by using a glass substrate, a ceramics substrate, a silicon wafer, or a metal substrate as a base material.

[0016] Moreover, this invention is characterized by covering and constituting the conductor which becomes the whole front face or part by the side of said insulating layer from a metal thin film as a substrate for power sources in said wiring substrate by using a glass substrate, a ceramics substrate, a silicon wafer, or a metal substrate as a base material. [0017] Moreover, this invention is characterized by constituting from a silicon wafer or a metal substrate as a substrate for power sources in said wiring substrate.

[0018] moreover, this invention -- said wiring substrate -- setting -- said object for power sources -- a conductor and wiring for signals are characterized by being formed using electroplating or nonelectrolytic plating.

[0019] Moreover, this invention is characterized by having the solder diffusion prevention film in said wiring substrate at said electrode for power sources, and said electrode for signals.

[0020] Moreover, this invention is characterized by having a metal membrane for securing the wettability of solder in said electrode for power sources, and said electrode for signals in said wiring substrate.

[0021] Moreover, the substrate for power sources which this invention is a wiring substrate for mounting a semiconductor chip using a solder bump, and has conductivity, the 1st insulating layer formed on this substrate for power sources -- this -- wiring being formed on the 1st insulating layer and with wiring for power sources which has an electrode for power sources for using a solder bump for the 1st bump for power sources of a semiconductor chip, and connecting in a predetermined part the object for power sources in which the 2nd electrode for power sources for filling up with a conductor the 2nd insulating layer formed after this wiring for power sources and the through hole formed in said 1st and 2nd insulating layers, connecting with said substrate for power sources, using a solder bump for the 2nd bump for power sources of a semiconductor chip, and connecting was formed -- with a conductor It is the wiring substrate characterized by having and constituting wiring for signals which has an electrode for signals for wiring and forming on said 2nd insulating layer, using a solder bump for the bump for signals of a semiconductor chip, and connecting in a predetermined part.

[0022] Moreover, this invention is the multi chip module structure characterized by having used said solder bump, having mounted two or more semiconductor chips in said wiring substrate, and constituting in it.

[0023]

C

[Embodiment of the Invention] The gestalt of operation of the wiring substrate concerning this invention and a semiconductor device (multi chip module structure) is explained using a drawing.

[0024] In addition, in all drawings, in order that the same sign may have omitted the explanation which overlaps since the same part is shown and may give explanation easy, it has changed the proportion of each part with the actual condition.

[0025] The most fundamental structure of the wiring substrate concerning [gestalt of the 1st operation] this invention is shown in <u>drawing 1</u>. The wiring condition of the wiring 12 for power sources (for example, wiring for glands) wired by the wiring substrate 10 and the wiring 13 for signals is shown in <u>drawing 2</u>. The semiconductor chip 1 concerning this invention is mounted in <u>drawing 3</u>, and the semiconductor device (multi chip module structure) carrying the solder ball 9 joined to the substrate 30 for mounting (printed-circuit board for mounting) is shown in it. This semiconductor device (multi chip module structure) can serve as a product gestalt. The last gestalt which can equip the equipment mounted in the substrate 30 for mounting (printed-circuit board for mounting) with the semiconductor device (multi chip module structure) shown in <u>drawing 3</u> is shown in drawing 4.

[0026] The fundamental structure shown in drawing 1 forms an insulating layer 4 (4a, 4b) on the substrate 7 for power sources (for example, for glands (touch-down)) which has conductivity. Direct continuation of the wiring 12 for power sources (for example, wiring for glands (touch-down)) of the letter of erection with which the through holes 17a and 17b drilled in the insulating layer 4 (4a, 4b) were filled up is carried out to the substrate 7 for power sources (for example, for glands (touch-down)). In addition, in order to receive space efficiency and to carry out high density assembly, the wiring 12 for power sources was constituted so that it might be made the letter of erection and direct continuation might be carried out to the substrate 7 for power sources. However, as long as it may drop

some space efficiency, it is not necessary to necessarily make it the letter of erection, and you may connect with the substrate 7 for power sources through the conductor with which formed short wiring on insulating-layer 4a, and through hole 17a was filled up. The wiring 13 for signals wired on insulating-layer 4a is connected with the terminal 9 for external connection for connecting with the printed-circuit board 30 for mounting (for example, solder ball) as shown in drawing 4. the object for the power sources of the letter of erection -- the electrode for connection exposed by the hole 18 of a conductor (for example, for glands conductor) (wiring for power sources) 12 It connects through the bump for power sources and the solder ball 2 of a semiconductor chip 1, i.e., the semiconductor chip with which the semiconductor device was formed. Electrode 11a for connection formed in the predetermined part (one edge) of the wiring 13 for signals by exposing of the hole 19 is connected through the solder ball 2 with the bump for the signals of a semiconductor chip 1.

[0027] In the periphery of the wiring substrate 10 furthermore, like the wiring 12 for power sources of the letter of erection The conductor of the letter of erection is filled up with plating etc. into the through hole drilled in the insulating layers 4a and 4b on the substrate 7 for power sources, is led to it to a front face, and an electrode 20 is formed in it. The terminal 9 for external connection (for example, solder ball) is joined on the electrode 20, and it comes to be able to carry out connection mounting to the printed-circuit board 30 for mounting. That is, the conductor of the letter of erection will be electrically connected to the substrate 7 for power sources by filling up the conductor of the letter of erection with plating etc. into the through hole drilled in insulating layers 4a and 4b. [0028] Electrode 11b to which the terminal 9 for external connection (for example, solder ball) is joined like electrode 11a for connection is formed in the edge which it wired on insulating-layer 4a, and extended to the periphery, the terminal 9 for external connection (for example, solder ball) is joined on the electrode, and it comes to be able to carry out connection mounting also of the wiring 13 for signals to the printed-circuit board 30 for mounting.

[0029] Especially the electrodes 11a and 12 for connecting with a semiconductor chip 1 through the solder ball 2 by having carried out the laminating of the substrate 7 for power sources (for example, for glands), and having formed it in the wiring substrate 10, will also need to form in the same side the electrodes 11b and 20 connected to the printed circuit board 30 for mounting through the terminal 9 for external connection (for example, solder ball) from the first. Furthermore, as shown in drawing 3 and drawing 4, it is necessary to form the electrodes 11b and 20 connected to the printed circuit board 30 for mounting through the terminal 9 for external connection (for example, solder ball) around the wiring substrate 10. Moreover, it is necessary to take the large gap between the printed circuit board 30 for mounting, and the wiring substrate 10, and to enlarge the terminal 9 for external connection. Therefore, although it is necessary to enlarge the magnitude and spacing of an electrode 20, it does not become a problem by the relation formed around the wiring substrate 10. However, as the wiring substrate 10 whole, it becomes large somewhat.

[0030] As explained above, by making the wiring substrate 10 into this structure, the number of wiring layers of the wiring substrate 10 can be reduced, and high density

assembly can be made possible. Thus, by reducing the number of wiring layers of the wiring substrate 10, it becomes possible to make the cost reduction of the wiring substrate 10 large.

Ç

[0031] That is, as shown in <u>drawing 2</u>, the power-source pin 12 used as a gland can be made letter wiring of erection (the letter of erection conductor), and more wiring can be formed in the wiring substrate 10 with the small number of wiring layers (one layer or two-layer) by connecting to the substrate 7 for direct common power sources, without minding wiring on which it is made to crawl on insulating-layer 4a. This example shows that the wiring 13 for signals for six trains (the power-source line of + is also included) can be connected by connecting to the substrate 7 for direct common power sources, without minding wiring which makes it crawl on the power-source pin 12 on insulating-layer 4a.

[0032] Next, one example of the semiconductor device (multi chip module) formed using the above-mentioned wiring substrate 10 is explained using <u>drawing 3</u> and <u>drawing 4</u>. Here, the semiconductor chip 1 with which the semiconductor device was formed through the solder ball 2 on the wiring substrate 10 offered by this invention is carried. Furthermore, in the wiring substrate 10, connection with the printed-circuit board 30 (external circuit) for mounting is made through the solder ball 9 for connection with the external substrate arranged to the periphery.

[0033] Moreover, in this invention, since the wiring 12 for power sources is connected to the substrate 7 for power sources (for example, substrate for glands) which has direct conductivity, it can have the effectiveness as thermal beer and the heat dissipation effectiveness can be expected.

[0034] Moreover, in order to employ efficiently the description which can form high density wiring to the wiring substrate 10, it is good that it is about 5 micrometers that the wiring width of face of the wiring 13 for signals formed on insulating-layer 4a is 50 micrometers or less desirable still more desirably. The path of the solder ball 9 shown in drawing 3 and drawing 4 needs to be larger than the thing adding the path of the solder ball 2 shown in the semiconductor chip 1 with which the semiconductor device was formed, and drawing 1. Generally, since the thickness of the semiconductor chip 1 with which the semiconductor device was formed is about 0.4-0.5mm and it is the thickness whose diameter of a solder ball is about 0.3-0.4mm, the diameter of about 0.8-1mm is required.

[0035] In order to make magnitude of the solder ball 9 still smaller, as shown in <u>drawing</u> 5, inserting the spacer 21 which consists of resin is also considered. However, it is necessary to make it crawl on wiring for signals drawn to the front face of the wiring substrate 10 to the front face of a spacer 21 in this case, and wiring for power sources (for glands). About wiring for power sources, it becomes possible by being filled up with a conductor using the same through hole to connect with the substrate 7 for power sources. Consequently, the electrode which joins small solder ball 9a can be formed in the front face of a spacer 21.

[0036] Anyway, the path of electrodes 11b and 22 (20) which has the terminal 9 for external connection (for example, solder ball) prepared in the periphery of the wiring substrate 10 joined has a common value below of the diameter of the solder ball 9,

although an optimum value is determined by the magnitude of the solder ball 9, and the diameter of min is about [of the solder ball 9] 1/2.

[0037] Furthermore, as a semiconductor chip 1 with which the semiconductor device mounted in the wiring substrate 10 was formed, the configuration which consists of LSI of a logic system and two or more memory is common. Among these, since the electric power supply to a logic system needs large power, broad wiring is needed. Therefore, without changing the wiring consistency of the wiring 13 for signals by changing the wiring 12 for power sources (for example, for glands) (for power sources conductor) into an erection condition into a through hole, and connecting with the substrate 7 for DC power supplies, it makes it possible to mount the LSI chip of a logic system, and becomes effective.

[0038] Next, the 1st example of the manufacture approach of manufacturing the gestalt of operation of the 1st of the wiring substrate concerning this invention is explained using drawing 6 and drawing 7.

[0039] first, it is shown in drawing 6 (a) -- as -- as the substrate 7 for power sources -- a conductor -- the 1st process which obtains a substrate is performed, although especially this 1st process is not illustrated -- a conductor -- as a substrate, by using as a base material the silicon wafer which has conductivity, or a metal plate, in order to secure an adhesive property with insulating-layer 4a formed at degree process, spatter membrane formation is carried out and chromium, titanium, titanium, platinum, a tungsten, etc. are formed in the front face of this base material. moreover, a conductor, in order to secure an adhesive property with insulating-layer 4a as a substrate by using the glass substrate and ceramic substrate of high resistance, and a silicon wafer as a base material and to give conductivity It is possible to form and form chromium (or titanium, titanium / platinum, a tungsten) / copper (for conductivity to be given) / chromium (or titanium, titanium / platinum, a tungsten) in the front face of this base material by the spatter, CVD, etc. at the part or the whole needed at least. in addition, a conductor -- a glass substrate, a ceramic substrate, and a silicon wafer (silicon substrate) are used as a base material of a substrate (substrate for power sources) 7 for making coefficient of thermal expansion comparable as a semiconductor chip 1. Moreover, in order to give conductivity, forming chromium (or titanium, titanium / platinum, a tungsten) / copper / chromium (or titanium, titanium / platinum, a tungsten) by the spatter, CVD, etc. may go only to the front face which forms the insulator layer 4 of a base material. namely, a conductor -- the side which a substrate 7 shows may be the base material itself.

[0040] in addition, insulating-layer 4a and a conductor -- when the adhesive property of a substrate is securable, pretreatment mentioned above not necessarily does not necessarily need.

[0041] next, it is shown in <u>drawing 6</u> (b) -- as -- the need -- responding -- a conductor -- the 2nd process which forms insulating-layer 4a on a substrate 7 is performed. This insulating-layer 4a is formed using an inorganic material (for example, membranes are formed by CVD etc.), or an organic material. In the case of an inorganic material, the case where membranes are formed by the case where it applies and hardens, CVD, etc. can be considered. Moreover, on an inorganic material, an organic material may be used and you may form in piles. applying an organic material here -- a conductor -- it is useful when it is

a ceramics substrate with the large surface irregularity of a substrate 7. Moreover, it becomes possible to reduce the stress when mounting with the solder balls 2 and 9 formed behind by thickening the organic resin applied here. It is possible to use to expose and etch by giving photosensitivity as an ingredient of insulating-layer 4a as the processing approaches, such as through hole 17a, and laser removal processing. Moreover, a photosensitive resist is applied and exposed on the front face of insulating-layer 4a, and by forming and etching a through hole pattern, through hole 17a can be formed and it can realize also by removing a resist pattern.

[0042] Next, as shown in drawing 6 (c), the 3rd process which forms the electric supply film 5 for carrying out electroplating in the whole front face of insulating-layer 4a is performed. Here, although it was possible to have used vacuum evaporationo, non-electrolytic copper plating, CVD, etc., since bond strength with the polyimide which is the ingredient of insulating-layer 4a was strong, we decided to use a spatter. as pretreatment of a spatter -- the conductor in a through hole -- sputter etching was performed in order to secure a flow with the front face of a substrate 7.

[0043] As spatter film in the electric conduction film 5, the multilayers of chromium (75 nanometers)/copper (0.5 micrometers) were formed. The function of chromium here may be to secure adhesion of the copper, stress relaxation layer (for example, insulating-layer 4a), etc. which are located up and down, and the minimum which maintains those adhesion is sufficient as the thickness. Necessary thickness is changed by the conditions of sputter etching and a spatter, the membraneous quality of chromium, etc. In addition, it replaces with the chromium film used by this example, and the titanium film, titanium / platinum film, and a tungsten can also be substituted.

[0044] On the other hand, when the electrolytic copper plating and electric nickel plating which are performed at a next process are performed, the minimum thickness of copper thickness which thickness distribution does not produce is desirable, and it determines the thickness which does not induce thickness distribution after also taking into consideration the amount of film decreases in acid washing performed as plating pretreatment. In the case of the copper thickness exceeding 1 micrometer, when copper thickness is made thick beyond the need, spatter time amount becomes long, in addition to the problem that productive efficiency falls, long duration etching is not avoided in the case of etching removal of the electric supply film 5 carried out at a next process, but side etching of a conductor 6 becomes large as the result.

[0045] Next, as shown in drawing 6 (d), the 4th process which forms the resist pattern 14 of wiring in which only the part which forms a conductor 6 (for power sources conductor (formed also in periphery of wiring substrate 10.) 6a and circuit pattern 6for signals b) carried out opening on the electric supply film 5 is performed. That is, the 4th process is a process which forms the resist pattern 14 of wiring in which only the part which applies a resist and forms a conductor 6 (for power sources conductor 6a, circuit pattern 6for signals b) using a phot lithography techniques on the electric supply film 5 carried out opening. [0046] Next, the 5th process is performed. namely, the conductor of the wiring 13 for signals (circuit pattern for signals) of a up to [conductor 6a of the wiring 12 for power sources of the letter of erection by which performs electroplating using the electric supply film 5 and the resist pattern 14 of wiring, and direct continuation is carried out to the

substrate 7 for power sources as the 5th process is shown in drawing 6 (e), and insulating-layer 4a] -- it is the process which forms 6b. A conductor layer 6 (for power sources conductor 6a, circuit pattern 6for signals b) is formed as copper-plating film by connecting the electric supply film 5 to cathode, connecting the copper plate containing Lynn to an anode plate, and performing electrolytic copper plating, after performing washing by the surfactant, rinsing, washing by the dilute sulfuric acid, and rinsing using a sulfuric acid and copper-sulfate plating liquid.

[0047] Next, the 6th process is performed. That is, the 6th process is a process which forms the solder diffusion prevention film 3 (3a, 3b) on a conductor layer 6 (for power sources conductor 6a, circuit pattern 6for signals b), as shown in <u>drawing 6</u> (f). In addition, as circuit pattern 6for signals b, it is the relation covered with insulating-layer 4b, and solder diffusion prevention film 3b is not necessarily needed. To the last, the solder diffusion prevention film 3 (3a, 3b) is for preventing the solder diffusion between the solder balls 2.

[0048] That is, the solder diffusion prevention film 3 (3a, 3b) is formed as nickel-plating film by connecting the electric supply film 5 to cathode, connecting a nickel plate to an anode plate, and performing electric nickel plating. If washing by the surfactant, rinsing, washing by the dilute sulfuric acid, and rinsing are performed before electric nickel plating, the electric nickel-plating film of good membraneous quality may be obtained.

[0049] In addition, although how copper and nickel form a conductor using electroplating was shown, it is also possible to use nonelectrolytic plating. Moreover, a conductor layer 6 (6a, 6b) may include gold or silver in addition to copper, and the solder diffusion prevention film 3 (3a, 3b) may be a nickel alloy. Moreover, when using non-electrolyzed nickel, it is not necessarily required of the 6th process, and insulating-layer 4b of the 9th process is formed, and it is possible also in front of solder ball loading of the 10th process. [0050] Next, as shown in drawing 7 (a), the 7th process which removes the resist pattern 14 of wiring which used the resist, after performing electrolytic copper plating and electric nickel plating.

[0051] Next, as are shown in drawing 7 (b), and the 8th process which removes the electric supply film 5 of electroplating by etching processing is performed and it is shown in drawing 2, the conductor 12 of the letter of erection connected to the substrate 7 for power sources (for example, for glands) will be formed, and the wiring 13 for signal lines (the object for the power-source lines of + is also included) will be further wired by high density on insulating-layer 4a. This 8th process is a process which removes the electric supply film 5 which formed membranes beforehand by carrying out etching processing. Although there was a class of ferric chloride, alkali system etching reagent, etc. of copper etching, in this example, the etching reagent which uses a sulfuric acid/hydrogen peroxide solution as a principal component was used. If there is no etching time for 10 seconds or more, control will become difficult, and since it will also produce the problem that side etching becomes large or a baton becomes long in etching, for example exceeding 5 minutes if too much long time amount etching is performed although it is disadvantageous in a practical viewpoint, an etching reagent and etching conditions are good to ask by experiment suitably. By the invention in this application, the etching reagent which uses

potassium permanganate and a meta-silicic acid as a principal component was used for etching of the chromium part of the electric supply film 5 carried out succeedingly. [0052] next, the object for the power sources of the letter of erection electrically connected to the substrate 7 for power sources as shown in drawing 7 (c) -- a conductor 12 (6a --) the polar zone 12 of 3a, and the circuit pattern 13 (6b --) for signals Polar-zone 11b formed in the polar zone 20 (shown in <u>drawing 4</u>) of a conductor (not shown) and the other-end section of the above-mentioned wiring 13 for signals is exposed, the object for the power sources of the letter of erection formed in the polar-zone 11a list formed in one edge (desired part) of 3b at the periphery of the wiring substrate 10 -- the object for power sources -- the object for the power sources of the letter of erection formed in a conductor 12, the wiring 13 for signals, and a periphery -- the 9th process which forms insulatinglayer 4b which covers and protects a conductor (not shown) is performed, this 9th process -- the object for power sources -- in order to cover a conductor 12 and the wiring 13 for signals, it is the process which forms insulating-layer 4b using inorganic materials, such as an organic material or glass, such as polyimide, and ceramics, like insulating-layer 4a. It is possible to use the approach of opening by using and etching [expose and] the approach of irradiating a laser beam and opening as the processing approach to which polar zone 12 and 11 is exposed to this insulating-layer 4b, and the ingredient which has photosensitivity as ingredients of insulating-layer 4b. Naturally, it is also possible to expose polar zone 12 and 11 using the usual HOTORISO process. And non-electrolyzed gilding is performed to the outermost surface of the bump pad 6 using this exposed pattern (not especially shown). This non-electrolyzed gilding is unnecessary when the wettability of solder and electric nickel plating is good.

ξ

[0053] Next, as shown in drawing 7 (d), the solder ball 2 is connected to a bump pad by carrying and heating the solder ball 2 with flux on the polar zone (bump pad) 12 and 11a, and the 10th process which forms a solder bump is performed. In addition, the solder ball 2 may be carried in a semiconductor chip 1 side in the state of a semi-conductor wafer, a solder bump may be formed, and you may cut to a semiconductor chip 1 after that. [0054] Although it is common to form in the silicon wafer side with which the semiconductor device was formed as for a solder bump, it is also possible to form in the wiring substrate (mounting substrate) 10 side. For example, a bump is formed using solder ball loading equipment and a reflow furnace. That is, the flux and the solder ball of the specified quantity are carried on a bump pad by using solder ball loading equipment. Under the present circumstances, temporary immobilization of the solder ball is carried out by the adhesion of flux on a bump pad. It is once fusing a solder ball and solidifying again after that in throwing into a reflow furnace the wiring substrate (mounting substrate) 10 in which the solder ball was carried, or a semi-conductor wafer, and becomes the solder bump 2 linked to the polar zone (bump pad) 12 and 11a shown in drawing 7 (d). In addition, there is also the approach of forming a solder bump by carrying out printing spreading of the soldering paste on a bump pad using a printing machine, and carrying out a reflow of this. Also in which approach, it becomes possible [a solder ingredient] to choose various things, and many of solder ingredients currently supplied to the commercial scene in this time can be used. In addition, although a solder ingredient is limited, it is using a plating technique and there is also the approach of forming a solder bump.

Moreover, the bump who formed using the resin which blended the bump who used the ball which used gold and copper as the nucleus, and the electrical conducting material may be used.

[0055] As mentioned above, the high density wiring substrate 10 shown in <u>drawing 1</u> can be formed by passing through the process from the 1st process to the 10th process. Consequently, a wiring consistency can be made low also in the part which needed high density wiring conventionally, and it becomes possible to increase the degree of freedom of expansion of the process margin of wiring formation, and a design.

[0056] Furthermore, on polar-zone (bump pad) 11b formed in the periphery of the wiring substrate 10, and 20, the solder ball 9 is connected to a bump pad by carrying and heating the solder ball 9 with flux, and a solder bump is formed.

[0057] Furthermore, many semiconductor chips 1 are carried on the wiring substrate 10 by the solder bump 2, and by carrying out heating mounting, the semiconductor device (multi chip module structure) shown in <u>drawing 3</u> will be completed, will be inserted in the conveyance container sealed, and it will be shipped as a product.

[0058] In addition, after carrying many semiconductor chips 1 on the wiring substrate 10, temporary immobilization of the solder ball 9 may be carried out on polar-zone (bump pad) 11b formed in the periphery of the wiring substrate 10, and 20.

[0059] The printed-circuit board with which equipment can be equipped will be completed by mounting the semiconductor device (multi chip module structure) shown in <u>drawing 3</u> completed above in the substrate 30 for mounting (printed-circuit board for mounting) for example, in an equipment manufacturer etc.

[0060] In the gestalt of the 2nd operation, although the point concerning [gestalt of the 2nd operation] this invention which is different from the gestalt of the 1st operation becomes complicated as a wiring substrate 10 compared with the gestalt of the 1st operation, it is to have made the wiring layer two-layer so that it can respond to super-high density wiring. That is, the gestalt of operation of the 2nd of the wiring substrate 10 concerning this invention is shown in <u>drawing 8</u>. Although it is also possible to form the number of layers beyond it although two-layer wiring structure is shown in <u>drawing 8</u>, the merit which forms the substrate 7 for power sources (for example, substrate for glands) will decrease. [0061] This structure forms three insulating layers 4a, 4b, and 4c on the substrate 7 which has conductivity, among those, the object for the power sources (for example, gland) of the letter of erection -- about a conductor 12 (5a, 6a, 41a, 42a, 43a), direct continuation is carried out to the substrate 7 for power sources. furthermore, the object for power sources -- the electrode 12 of a conductor 12 is connected through the bump for power sources (for glands) and the solder ball 2 of a semiconductor chip 1 with which the semiconductor device was formed.

[0062] On the other hand, the circuit patterns 13a and 13b for signals (the circuit pattern for + power sources is also included) which consist of two-layer are wired on insulating-layer 4a and insulating-layer 4b. Circuit pattern 13a for signals of the 1st layer on insulating-layer 4a is formed with Wiring 5b and 6b. And on one edge (desired part) of circuit pattern 13a for signals of the 1st layer, electrode 11b is formed so that the laminating of the conductors 41b, 42b, and 43b may be carried out and they may be exposed on the front face of insulating-layer 4c in insulating-layer 4b and 4c. this object

for signals -- electrode 11b of a conductor is connected through the bump for signals and the solder ball 2 of a semiconductor chip 1 with which the semiconductor device was formed. Furthermore, circuit pattern 13b for signals of the 2nd layer on insulating-layer 4b is formed with Wiring 41c, 42c, and 43c. And on one edge (desired part) of circuit pattern 13b for signals of the 2nd layer, electrode 11b is formed so that it may be exposed to the front face of insulating-layer 4c. this object for signals -- electrode 11b of a conductor is connected through the bump for signals and the solder ball 2 of a semiconductor chip 1 with which the semiconductor device was formed.

[0063] Furthermore, in the periphery of the above-mentioned wiring substrate, the electrode for power sources and the electrode for signals with which the solder ball 9 is carried are formed similarly. The electrode for power sources is formed so that the restoration laminating of the conductors 5a, 6a, 41a, 42a, and 43a of the letter of erection may be carried out from the substrate 7 for power sources and it may be exposed to the front face of insulating-layer 4c. The electrode for signals is formed so that the laminating of the conductors 41b, 42b, and 43b may be carried out and they may be exposed by the front face of insulating-layer 4c in insulating-layer 4b and 4c on the other-end section of circuit pattern 13a for signals of the 1st layer, and further, it is formed so that it may be exposed on the front face of insulating-layer 4c on the other-end section of circuit pattern 13b for signals of the 2nd layer.

[0064] As explained above, the gestalt of the 2nd operation becomes possible [it being still higher-density and wiring] from what shows wiring for signals to <u>drawing 2</u> since it was made to wire by two-layer. However, in order to wire wiring for signals by two-layer in the case of the gestalt of the 2nd operation, the structure of the wiring substrate 10 becomes complicated and the cost price will increase.

[0065] Next, the 2nd example of the manufacture approach of manufacturing the gestalt of operation of the 2nd of the wiring substrate concerning this invention is explained using drawing 9, drawing 10, and drawing 11.

[0066] The structure of the gestalt of the 2nd operation becomes possible [manufacturing by repeating the process which showed the most in the 1st example].

[0067] The 1st process is the same as the 1st process of the 1st example shown in drawing $\underline{6}$ (a), as shown in drawing $\underline{9}$ (a).

[0068] The 2nd process is the same as the 2nd process of the 1st example shown in drawing 6 (b), as shown in drawing 9 (b).

[0069] The 3rd process is the same as the 3rd process of the 1st example shown in drawing 6 (c), as shown in drawing 9 (c).

[0070] the 4th process of the 1st example shown in <u>drawing 6</u> (d) as the 4th process is shown in <u>drawing 9</u> (d) -- the same -- the object for power sources -- it is the process which forms the resist pattern 14 which carried out opening for forming conductor 6a and circuit pattern 13a for signals of the 1st layer (6b).

[0071] the 5th process of the 1st example shown in <u>drawing 6</u> (e) as the 5th process is shown in <u>drawing 9</u> (e) -- the same -- electroplating etc. -- each of opening of a resist pattern 14 -- a conductor -- being filled up -- the object for power sources -- it is the process which forms conductor 6a and circuit pattern 13a for signals of the 1st layer (6b). [0072] The 6th process is the same as the 7th process of the 1st example shown in <u>drawing</u>

7 (a), as shown in drawing 9 (f).

[0073] the object for power sources which removed the electric supply film and was connected to the substrate 7 for power sources like [as the 7th process is shown in drawing 10 (a)] the 8th process of the 1st example shown in drawing 7 (b) -- it is the process which forms conductor 6a and circuit pattern 13a for signals of the 1st layer (6b). [0074] The 8th process is the 2nd process of the 1st example and the 3rd process which are shown in drawing 6 (b) and (c), and a process which forms insulating-layer 4b of the 2nd layer, and the electric supply film 41 similarly, as shown in drawing 10 (b). [0075] the 4th process of the 1st example shown in drawing 6 (d) as the 9th process is shown in drawing 10 (c) -- the same -- the object for the power sources of the 2nd layer -- conductor 42a and the object for signals -- it is the process which forms the resist pattern 14 which carried out opening for forming conductor 42b and wiring 13b for signals of the 2nd layer (42c, 43c) on the electric supply film 41.

[0076] Like [as the 10th process is shown in <u>drawing 10</u> (d)] the 5th process of the 1st example and the 6th process which are shown in <u>drawing 6</u> (e) and (f) electroplating etc. -- each of opening of a resist pattern 14 -- a conductor -- being filled up -- the object for the power sources of the 2nd layer -- conductor 42a -- the object for the signals of the 2nd layer connected to one edge of 43a and circuit pattern 6b for signals of the 1st layer -- it is the process which forms Conductors 42b and 43b and the 2nd-layer wiring 42c and 43c for signals.

[0077] The 11th process is the same as the 7th process of the 1st example shown in drawing 7 (a), as shown in drawing 11 (a).

[0078] Like [as the 12th process is shown in <u>drawing 11</u> (b)] the 8th process of the 1st example shown in <u>drawing 7</u> (b) the object for power sources which removed the electric supply film and was connected to the substrate 7 for power sources -- a conductor -- the object for the power sources of the 2nd layer by which the laminating was carried out to 6a -- a conductor (it is for forming an electrode.) the object for the signals of the 2nd layer by which the laminating was carried out to one edge of 42a, 43a, and wiring (circuit pattern for signals) 13a for signals of the 1st layer (6b) -- a conductor (it is for forming an electrode.) It is the process which forms 42b, 43b, and the 2nd-layer wiring 42c and 43c for signals (circuit pattern for signals).

[0079] the 9th process of the 1st example shown in <u>drawing 7</u> (c) as the 13th process is shown in <u>drawing 11</u> (c) -- the same -- the object for the power sources of the 2nd layer -- Conductors 42a and 43a and the object for the signals of the 2nd layer -- it is the process at which Conductors 42b and 43b and the 2nd-layer wiring 42c and 4 for signals are covered with insulating-layer 4c, and each polar zone is exposed.

[0080] The 14th process is the 10th process of the 1st example shown in <u>drawing 7</u> (d), and a process which forms the solder bump 2 on each electrode similarly, as shown in <u>drawing 11</u> (d).

[0081] Of the above, the wiring substrate 10 which has two-layer as a wiring layer for signals will be formed, and the semiconductor device (multi chip module) shown in drawing 3 will be completed.

[0082] In the gestalt of the 3rd operation, although the point concerning [gestalt of the 3rd operation] this invention which is different from the gestalt of the 1st and the 2nd

operation becomes complicated as a wiring substrate 10 compared with the gestalt of the 1st operation, it is to have considered as two-layer as a voltage plane (for example, voltage plane of the substrate 7 for glands, and +) so that it can respond to super-high density wiring. That is, the gestalt of operation of the 3rd of the wiring substrate 10 concerning this invention is shown in <u>drawing 12</u>. Since wiring formed on insulating-layer 4a serves as a voltage plane of common + in the case of the gestalt of this 3rd operation, it will connect mutually and will be formed.

[0083] Thus, it becomes possible by using wiring for power sources of +, and wiring for signals as another layer to reduce the effect to a high-speed signal transmission.

[0084] Moreover, it becomes possible to use the substrate 7 for power sources as an object for the power sources of +, and to use a formation ****** wiring layer as a gland on insulating-layer 4a. in that case, the conductor of the substrate for power sources -- it is necessary to make it not expose the section as much as possible.

[0085] Next, the 3rd example of the manufacture approach of manufacturing the gestalt of operation of the 3rd of the wiring substrate concerning this invention is explained using drawing 13 and drawing 14.

[0086] The structure which made the common power source of the gestalt of the 3rd operation two or more layers (especially two-layer) becomes possible [manufacturing by repeating the process which showed the most in the 1st example].

[0087] The 1st process is the same as the 1st process of the 1st example, as shown in drawing 13 (a).

[0088] The 2nd process is the same as the 2nd process of the 1st example, as shown in drawing 13 (b).

[0089] The 3rd process forms the metal membrane for forming the second common power source 8, as shown in <u>drawing 13</u> (c). Here, chromium (or titanium, titanium / platinum, a tungsten) / copper / chromium (or titanium, titanium / platinum, a tungsten) can be used like the 1st process of the 1st example. In this invention, since the workability by etching was good, we decided to use chromium / copper / chromium.

[0090] As shown in <u>drawing 13</u> (d), the 4th process processes the metal membrane 8 which formed the resist pattern 14 and was formed at the 3rd process, and is a process with the substrate 7 for power sources which carries out etching removal of the beer hall periphery for connection. Then, as it exfoliates and a resist is shown in the 5th process, wiring 8b for power sources which removed the periphery of the part (the abovementioned beer hall periphery) which connects the bump for power sources of the substrate 7 for power sources and a semiconductor chip 1 is formed.

[0091] The 5th process is the 2nd process of the 1st example, and a process which forms insulating-layer 4b of the 2nd layer similarly, as shown in drawing 13 (e).

[0092] The 6th process is the 3rd process of the 1st example, and a process which forms the electric supply film 5 in the front face of insulating-layer 4b of the 2nd layer similarly, as shown in drawing 13 (f).

[0093] The 7th process is the 4th process of the 1st example and the 5th process, and same process, as shown in <u>drawing 14</u> (a).

[0094] The 8th process is the 6th process of the 1st example, and same process, as shown in drawing 14 (b).

[0095] The 9th process is the same as the 7th process of the 1st example, as shown in drawing 14 (c).

[0096] The 10th process is the same as the 8th process of the 1st example, as shown in drawing 14 (d).

[0097] The 11th process is the same as the 9th process of the 1st example, and the 10th process, as shown in <u>drawing 14</u> (e).

[0098] The gestalt of the 4th operation is the structure of the wiring substrate 10 concerning [gestalt of the 4th operation] this invention which made two-layer the wiring 13a and 13b for signals (circuit pattern for signals), and wiring for common power sources (wiring 8b on the substrate 7 for power sources, and insulating-layer 4a), as shown in drawing 15. In addition, only the thing on insulating-layer 4b of the 2nd layer shows the circuit pattern for signals to drawing 15. On the substrate 7 for power sources, as an insulating layer, four layers, this structure carries out the laminating of 4a, 4b, 4c, and the 4d, and constitutes it. And the various electrodes exposed to the front face of 4d of insulating layers are connected and constituted through the various bumps and the solder ball 2 which were formed in the semiconductor chip 1.

[Effect of the Invention] According to this invention, the effectiveness that the wiring substrate of high density which receives the many pins LSI is realizable by low cost and the high yield is done so.

[0100] Moreover, according to this invention, the effectiveness that it is low cost and the multi chip module structure (semiconductor device) which used and carried out connection mounting of two or more semiconductor chips for the solder bump at the wiring substrate of high density can be realized is done so.

TECHNICAL FIELD

[Field of the Invention] This invention relates to the mounting structure which mounted this semiconductor device in the wiring substrate and its semiconductor device (multi chip module structure) list for carrying out connection mounting of two or more semiconductor chips using a solder bump by the solder bump further at the printed-circuit board.

PRIOR ART

[Description of the Prior Art] Conventionally, also in a printed circuit board or a ceramics substrate, in order to secure a wiring consistency, as for the substrate carrying a semiconductor chip, it is common to carry out the stratification of many numbers of wiring layers.

[0003] Moreover, as a gestalt of high density assembly, in "highly-integrated chip-on chip

mounting", the second chip is carried in the front face of the first chip, and the method which makes connection with the external circuit board from the outside of the active field of the first chip is indicated by for example, the JP.2000-156461, A official report (conventional technique 1).

EFFECT OF THE INVENTION

[Effect of the Invention] According to this invention, the effectiveness that the wiring substrate of high density which receives the many pins LSI is realizable by low cost and the high yield is done so.

[0100] Moreover, according to this invention, the effectiveness that it is low cost and the multi chip module structure (semiconductor device) which used and carried out connection mounting of two or more semiconductor chips for the solder bump at the wiring substrate of high density can be realized is done so.

TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention] Since the first chip and second chip are connected by point-blank range with the above-mentioned conventional technique 1, it is electrically advantageous. Moreover, since the coefficient of thermal expansion of the first chip and the second chip is the same, it is advantageous also to thermal stress. However, in the above-mentioned conventional technique 1, the semiconductor chip is used as the first chip which carries the second chip for connection with an external circuit of the active field of the first chip outside, and the technical problem that manufacture of a chip-on chip module becomes high cost occurs.

[0005] Moreover, when the number of chip terminals of the second chip increases, supposing it takes about wiring for power sources as well as wiring for signals, high density assembly will become difficult from the relation of a wiring consistency.

[0006] The purpose of this invention is to offer the wiring substrate which made it possible to be low cost and to connect between a semiconductor chip and mounting printed-circuit boards by high density moreover.

[0007] Moreover, other purposes of this invention are in the wiring substrate which made it possible to be low cost using a solder bump and to connect two or more semiconductor chips by high density moreover offering the multi chip module structure (semiconductor device) which carried out connection mounting.

MEANS

[Means for Solving the Problem] The above-mentioned purpose is attained by devising the structure of a wiring substrate of mounting two or more chips with which the semiconductor device was formed.

[0009] Namely, the substrate for power sources which this invention is a wiring substrate for mounting a semiconductor chip using a solder bump, and has conductivity (for example, substrate for glands), It wires and forms a conductor and on said insulating layer. the object for power sources in which the electrode for power sources for filling up with a conductor the insulating layer formed on this substrate for power sources and the through hole formed in this insulating layer, connecting with said substrate for power sources, using a solder bump for the bump for power sources of a semiconductor chip, and connecting was formed -- It is the wiring substrate characterized by having and constituting wiring for signals which has an electrode for signals for using a solder bump for the bump for signals of a semiconductor chip, and connecting in a predetermined part. [0010] moreover, this invention exposes the electrode for power sources, and the electrode for signals in said wiring substrate -- making -- wiring for signals on an insulating layer, and the object for power sources -- it is characterized by covering and constituting a conductor from an insulating protective coat (insulating protective layer). [0011] Moreover, this invention is characterized by carrying and constituting a solder bump in the electrode for power sources, and the electrode for signals in said wiring

substrate.

[0012] moreover, the object for external connection for power sources which formed the electrode for power sources for external connection in the side in which this invention fills up with a conductor the through hole formed in said insulating layer in the periphery of said wiring substrate, connects it to said substrate for power sources, and a semiconductor chip is mounted -- with a conductor It is characterized by having the electrode for signals for external connection connected and prepared in the side in which the semiconductor chip of the wired appointed number place is mounted to the periphery in said wiring for signals.

[0013] Moreover, this invention is characterized by carrying and constituting the bump for external connection in said electrode for power sources for external connection, and the electrode for signals for external connection in said wiring substrate.

[0014] Moreover, this invention is characterized by constituting said insulating protective coat (insulating protective layer) so that said electrode for power sources for external connection and said electrode for signals for external connection may be exposed in said wiring substrate.

[0015] Moreover, this invention is characterized by covering and constituting the conductor which becomes the whole front face or a part from a metal thin film as a substrate for power sources in said wiring substrate by using a glass substrate, a ceramics substrate, a silicon wafer, or a metal substrate as a base material.

[0016] Moreover, this invention is characterized by covering and constituting the conductor which becomes the whole front face or part by the side of said insulating layer from a metal thin film as a substrate for power sources in said wiring substrate by using a glass substrate, a ceramics substrate, a silicon wafer, or a metal substrate as a base material. [0017] Moreover, this invention is characterized by constituting from a silicon wafer or a metal substrate as a substrate for power sources in said wiring substrate.

[0018] moreover, this invention -- said wiring substrate -- setting -- said object for power sources -- a conductor and wiring for signals are characterized by being formed using electroplating or nonelectrolytic plating.

[0019] Moreover, this invention is characterized by having the solder diffusion prevention film in said wiring substrate at said electrode for power sources, and said electrode for signals.

[0020] Moreover, this invention is characterized by having a metal membrane for securing the wettability of solder in said electrode for power sources, and said electrode for signals in said wiring substrate.

[0021] Moreover, the substrate for power sources which this invention is a wiring substrate for mounting a semiconductor chip using a solder bump, and has conductivity, the 1st insulating layer formed on this substrate for power sources -- this -- wiring being formed on the 1st insulating layer and with wiring for power sources which has an electrode for power sources for using a solder bump for the 1st bump for power sources of a semiconductor chip, and connecting in a predetermined part the object for power sources in which the 2nd electrode for power sources for filling up with a conductor the 2nd insulating layer formed after this wiring for power sources and the through hole formed in said 1st and 2nd insulating layers, connecting with said substrate for power sources, using a solder bump for the 2nd bump for power sources of a semiconductor chip, and connecting was formed -- with a conductor It is the wiring substrate characterized by having and constituting wiring for signals which has an electrode for signals for wiring and forming on said 2nd insulating layer, using a solder bump for the bump for signals of a semiconductor chip, and connecting in a predetermined part.

[0022] Moreover, this invention is the multi chip module structure characterized by having used said solder bump, having mounted two or more semiconductor chips in said wiring substrate, and constituting in it.

[0023]

[Embodiment of the Invention] The gestalt of operation of the wiring substrate concerning this invention and a semiconductor device (multi chip module structure) is explained using a drawing.

[0024] In addition, in all drawings, in order that the same sign may have omitted the explanation which overlaps since the same part is shown and may give explanation easy, it has changed the proportion of each part with the actual condition.

[0025] The most fundamental structure of the wiring substrate concerning [gestalt of the 1st operation] this invention is shown in <u>drawing 1</u>. The wiring condition of the wiring 12 for power sources (for example, wiring for glands) wired by the wiring substrate 10 and the wiring 13 for signals is shown in <u>drawing 2</u>. The semiconductor chip 1 concerning this invention is mounted in <u>drawing 3</u>, and the semiconductor device (multi chip module structure) carrying the solder ball 9 joined to the substrate 30 for mounting (printed-circuit board for mounting) is shown in it. This semiconductor device (multi chip module structure) can serve as a product gestalt. The last gestalt which can equip the equipment

mounted in the substrate 30 for mounting (printed-circuit board for mounting) with the semiconductor device (multi chip module structure) shown in $\underline{\text{drawing } 3}$ is shown in $\underline{\text{drawing } 4}$.

[0026] The fundamental structure shown in drawing 1 forms an insulating layer 4 (4a, 4b) on the substrate 7 for power sources (for example, for glands (touch-down)) which has conductivity. Direct continuation of the wiring 12 for power sources (for example, wiring for glands (touch-down)) of the letter of erection with which the through holes 17a and 17b drilled in the insulating layer 4 (4a, 4b) were filled up is carried out to the substrate 7 for power sources (for example, for glands (touch-down)). In addition, in order to receive space efficiency and to carry out high density assembly, the wiring 12 for power sources was constituted so that it might be made the letter of erection and direct continuation might be carried out to the substrate 7 for power sources. However, as long as it may drop some space efficiency, it is not necessary to necessarily make it the letter of erection, and you may connect with the substrate 7 for power sources through the conductor with which formed short wiring on insulating-layer 4a, and through hole 17a was filled up. The wiring 13 for signals wired on insulating-layer 4a is connected with the terminal 9 for external connection for connecting with the printed-circuit board 30 for mounting (for example, solder ball) as shown in drawing 4. the object for the power sources of the letter of erection -- the electrode for connection exposed by the hole 18 of a conductor (for example, for glands conductor) (wiring for power sources) 12 It connects through the bump for power sources and the solder ball 2 of a semiconductor chip 1, i.e., the semiconductor chip with which the semiconductor device was formed. Electrode 11a for connection formed in the predetermined part (one edge) of the wiring 13 for signals by exposing of the hole 19 is connected through the solder ball 2 with the bump for the signals of a semiconductor chip 1.

[0027] In the periphery of the wiring substrate 10 furthermore, like the wiring 12 for power sources of the letter of erection The conductor of the letter of erection is filled up with plating etc. into the through hole drilled in the insulating layers 4a and 4b on the substrate 7 for power sources, is led to it to a front face, and an electrode 20 is formed in it. The terminal 9 for external connection (for example, solder ball) is joined on the electrode 20, and it comes to be able to carry out connection mounting to the printed-circuit board 30 for mounting. That is, the conductor of the letter of erection will be electrically connected to the substrate 7 for power sources by filling up the conductor of the letter of erection with plating etc. into the through hole drilled in insulating layers 4a and 4b. [0028] Electrode 11b to which the terminal 9 for external connection (for example, solder ball) is joined like electrode 11a for connection is formed in the edge which it wired on insulating-layer 4a, and extended to the periphery, the terminal 9 for external connection (for example, solder ball) is joined on the electrode, and it comes to be able to carry out connection mounting also of the wiring 13 for signals to the printed-circuit board 30 for mounting.

[0029] Especially the electrodes 11a and 12 for connecting with a semiconductor chip 1 through the solder ball 2 by having carried out the laminating of the substrate 7 for power sources (for example, for glands), and having formed it in the wiring substrate 10, will also need to form in the same side the electrodes 11b and 20 connected to the printed circuit

board 30 for mounting through the terminal 9 for external connection (for example, solder ball) from the first. Furthermore, as shown in <u>drawing 3</u> and <u>drawing 4</u>, it is necessary to form the electrodes 11b and 20 connected to the printed circuit board 30 for mounting through the terminal 9 for external connection (for example, solder ball) around the wiring substrate 10. Moreover, it is necessary to take the large gap between the printed circuit board 30 for mounting, and the wiring substrate 10, and to enlarge the terminal 9 for external connection. Therefore, although it is necessary to enlarge the magnitude and spacing of an electrode 20, it does not become a problem by the relation formed around the wiring substrate 10. However, as the wiring substrate 10 whole, it becomes large somewhat.

[0030] As explained above, by making the wiring substrate 10 into this structure, the number of wiring layers of the wiring substrate 10 can be reduced, and high density assembly can be made possible. Thus, by reducing the number of wiring layers of the wiring substrate 10, it becomes possible to make the cost reduction of the wiring substrate 10 large.

[0031] That is, as shown in <u>drawing 2</u>, the power-source pin 12 used as a gland can be made letter wiring of erection (the letter of erection conductor), and more wiring can be formed in the wiring substrate 10 with the small number of wiring layers (one layer or two-layer) by connecting to the substrate 7 for direct common power sources, without minding wiring on which it is made to crawl on insulating-layer 4a. This example shows that the wiring 13 for signals for six trains (the power-source line of + is also included) can be connected by connecting to the substrate 7 for direct common power sources, without minding wiring which makes it crawl on the power-source pin 12 on insulating-layer 4a.

[0032] Next, one example of the semiconductor device (multi chip module) formed using the above-mentioned wiring substrate 10 is explained using drawing 3 and drawing 4. Here, the semiconductor chip 1 with which the semiconductor device was formed through the solder ball 2 on the wiring substrate 10 offered by this invention is carried. Furthermore, in the wiring substrate 10, connection with the printed-circuit board 30 (external circuit) for mounting is made through the solder ball 9 for connection with the external substrate arranged to the periphery.

[0033] Moreover, in this invention, since the wiring 12 for power sources is connected to the substrate 7 for power sources (for example, substrate for glands) which has direct conductivity, it can have the effectiveness as thermal beer and the heat dissipation effectiveness can be expected.

[0034] Moreover, in order to employ efficiently the description which can form high density wiring to the wiring substrate 10, it is good that it is about 5 micrometers that the wiring width of face of the wiring 13 for signals formed on insulating-layer 4a is 50 micrometers or less desirable still more desirably. The path of the solder ball 9 shown in drawing 3 and drawing 4 needs to be larger than the thing adding the path of the solder ball 2 shown in the semiconductor chip 1 with which the semiconductor device was formed, and drawing 1. Generally, since the thickness of the semiconductor chip 1 with which the semiconductor device was formed is about 0.4-0.5mm and it is the thickness whose diameter of a solder ball is about 0.3-0.4mm, the diameter of about 0.8-1mm is

required.

[0035] In order to make magnitude of the solder ball 9 still smaller, as shown in <u>drawing</u> 5, inserting the spacer 21 which consists of resin is also considered. However, it is necessary to make it crawl on wiring for signals drawn to the front face of the wiring substrate 10 to the front face of a spacer 21 in this case, and wiring for power sources (for glands). About wiring for power sources, it becomes possible by being filled up with a conductor using the same through hole to connect with the substrate 7 for power sources. Consequently, the electrode which joins small solder ball 9a can be formed in the front face of a spacer 21.

[0036] Anyway, the path of electrodes 11b and 22 (20) which has the terminal 9 for external connection (for example, solder ball) prepared in the periphery of the wiring substrate 10 joined has a common value below of the diameter of the solder ball 9, although an optimum value is determined by the magnitude of the solder ball 9, and the diameter of min is about 1 of the solder ball 9 1 1/2.

[0037] Furthermore, as a semiconductor chip 1 with which the semiconductor device mounted in the wiring substrate 10 was formed, the configuration which consists of LSI of a logic system and two or more memory is common. Among these, since the electric power supply to a logic system needs large power, broad wiring is needed. Therefore, without changing the wiring consistency of the wiring 13 for signals by changing the wiring 12 for power sources (for example, for glands) (for power sources conductor) into an erection condition into a through hole, and connecting with the substrate 7 for DC power supplies, it makes it possible to mount the LSI chip of a logic system, and becomes effective.

[0038] Next, the 1st example of the manufacture approach of manufacturing the gestalt of operation of the 1st of the wiring substrate concerning this invention is explained using drawing 6 and drawing 7.

[0039] first, it is shown in drawing 6 (a) -- as -- as the substrate 7 for power sources -- a conductor -- the 1st process which obtains a substrate is performed, although especially this 1st process is not illustrated -- a conductor -- as a substrate, by using as a base material the silicon wafer which has conductivity, or a metal plate, in order to secure an adhesive property with insulating-layer 4a formed at degree process, spatter membrane formation is carried out and chromium, titanium, titanium / platinum, a tungsten, etc. are formed in the front face of this base material, moreover, a conductor, in order to secure an adhesive property with insulating-layer 4a as a substrate by using the glass substrate and ceramic substrate of high resistance, and a silicon wafer as a base material and to give conductivity It is possible to form and form chromium (or titanium, titanium / platinum, a tungsten) / copper (for conductivity to be given) / chromium (or titanium, titanium / platinum, a tungsten) in the front face of this base material by the spatter, CVD, etc. at the part or the whole needed at least, in addition, a conductor -- a glass substrate, a ceramic substrate, and a silicon wafer (silicon substrate) are used as a base material of a substrate (substrate for power sources) 7 for making coefficient of thermal expansion comparable as a semiconductor chip 1. Moreover, in order to give conductivity, forming chromium (or titanium, titanium / platinum, a tungsten) / copper / chromium (or titanium, titanium / platinum, a tungsten) by the spatter, CVD, etc. may go only to the front face which forms

the insulator layer 4 of a base material. namely, a conductor -- the side which a substrate 7 shows may be the base material itself.

[0040] in addition, insulating-layer 4a and a conductor -- when the adhesive property of a substrate is securable, pretreatment mentioned above not necessarily does not necessarily need.

[0041] next, it is shown in drawing 6 (b) -- as -- the need -- responding -- a conductor -- the 2nd process which forms insulating-layer 4a on a substrate 7 is performed. This insulating-layer 4a is formed using an inorganic material (for example, membranes are formed by CVD etc.), or an organic material. In the case of an inorganic material, the case where membranes are formed by the case where it applies and hardens, CVD, etc. can be considered. Moreover, on an inorganic material, an organic material may be used and you may form in piles. applying an organic material here -- a conductor -- it is useful when it is a ceramics substrate with the large surface irregularity of a substrate 7. Moreover, it becomes possible to reduce the stress when mounting with the solder balls 2 and 9 formed behind by thickening the organic resin applied here. It is possible to use to expose and etch by giving photosensitivity as an ingredient of insulating-layer 4a as the processing approaches, such as through hole 17a, and laser removal processing. Moreover, a photosensitive resist is applied and exposed on the front face of insulating-layer 4a, and by forming and etching a through hole pattern, through hole 17a can be formed and it can realize also by removing a resist pattern.

[0042] Next, as shown in <u>drawing 6</u> (c), the 3rd process which forms the electric supply film 5 for carrying out electroplating in the whole front face of insulating-layer 4a is performed. Here, although it was possible to have used vacuum evaporationo, non-electrolytic copper plating, CVD, etc., since bond strength with the polyimide which is the ingredient of insulating-layer 4a was strong, we decided to use a spatter. as pretreatment of a spatter -- the conductor in a through hole -- sputter etching was performed in order to secure a flow with the front face of a substrate 7.

[0043] As spatter film in the electric conduction film 5, the multilayers of chromium (75 nanometers)/copper (0.5 micrometers) were formed. The function of chromium here may be to secure adhesion of the copper, stress relaxation layer (for example, insulating-layer 4a), etc. which are located up and down, and the minimum which maintains those adhesion is sufficient as the thickness. Necessary thickness is changed by the conditions of sputter etching and a spatter, the membraneous quality of chromium, etc. In addition, it replaces with the chromium film used by this example, and the titanium film, titanium / platinum film, and a tungsten can also be substituted.

[0044] On the other hand, when the electrolytic copper plating and electric nickel plating which are performed at a next process are performed, the minimum thickness of copper thickness which thickness distribution does not produce is desirable, and it determines the thickness which does not induce thickness distribution after also taking into consideration the amount of film decreases in acid washing performed as plating pretreatment. In the case of the copper thickness exceeding 1 micrometer, when copper thickness is made thick beyond the need, spatter time amount becomes long, in addition to the problem that productive efficiency falls, long duration etching is not avoided in the case of etching removal of the electric supply film 5 carried out at a next process, but side etching of a

conductor 6 becomes large as the result.

[0045] Next, as shown in drawing 6 (d), the 4th process which forms the resist pattern 14 of wiring in which only the part which forms a conductor 6 (for power sources conductor (formed also in periphery of wiring substrate 10.) 6a and circuit pattern 6for signals b) carried out opening on the electric supply film 5 is performed. That is, the 4th process is a process which forms the resist pattern 14 of wiring in which only the part which applies a resist and forms a conductor 6 (for power sources conductor 6a, circuit pattern 6for signals b) using a phot lithography techniques on the electric supply film 5 carried out opening. [0046] Next, the 5th process is performed. namely, the conductor of the wiring 13 for signals (circuit pattern for signals) of a up to [conductor 6a of the wiring 12 for power sources of the letter of erection by which performs electroplating using the electric supply film 5 and the resist pattern 14 of wiring, and direct continuation is carried out to the substrate 7 for power sources as the 5th process is shown in drawing 6 (e), and insulatinglayer 4a] -- it is the process which forms 6b. A conductor layer 6 (for power sources conductor 6a, circuit pattern 6for signals b) is formed as copper-plating film by connecting the electric supply film 5 to cathode, connecting the copper plate containing Lynn to an anode plate, and performing electrolytic copper plating, after performing washing by the surfactant, rinsing, washing by the dilute sulfuric acid, and rinsing using a sulfuric acid and copper-sulfate plating liquid.

[0047] Next, the 6th process is performed. That is, the 6th process is a process which forms the solder diffusion prevention film 3 (3a, 3b) on a conductor layer 6 (for power sources conductor 6a, circuit pattern 6for signals b), as shown in <u>drawing 6</u> (f). In addition, as circuit pattern 6for signals b, it is the relation covered with insulating-layer 4b, and solder diffusion prevention film 3b is not necessarily needed. To the last, the solder diffusion prevention film 3 (3a, 3b) is for preventing the solder diffusion between the solder balls 2.

[0048] That is, the solder diffusion prevention film 3 (3a, 3b) is formed as nickel-plating film by connecting the electric supply film 5 to cathode, connecting a nickel plate to an anode plate, and performing electric nickel plating. If washing by the surfactant, rinsing, washing by the dilute sulfuric acid, and rinsing are performed before electric nickel plating, the electric nickel-plating film of good membraneous quality may be obtained.

[0049] In addition, although how copper and nickel form a conductor using electroplating was shown, it is also possible to use nonelectrolytic plating. Moreover, a conductor layer 6 (6a, 6b) may include gold or silver in addition to copper, and the solder diffusion prevention film 3 (3a, 3b) may be a nickel alloy. Moreover, when using non-electrolyzed nickel, it is not necessarily required of the 6th process, and insulating-layer 4b of the 9th process is formed, and it is possible also in front of solder ball loading of the 10th process. [0050] Next, as shown in drawing 7 (a), the 7th process which removes the resist pattern 14 of wiring which consists of a photoresist is performed. This 7th process is a process which removes the resist pattern 14 of wiring which used the resist, after performing electrolytic copper plating and electric nickel plating.

[0051] Next, as are shown in <u>drawing 7</u> (b), and the 8th process which removes the electric supply film 5 of electroplating by etching processing is performed and it is shown in <u>drawing 2</u>, the conductor 12 of the letter of erection connected to the substrate 7 for

power sources (for example, for glands) will be formed, and the wiring 13 for signal lines (the object for the power-source lines of + is also included) will be further wired by high density on insulating-layer 4a. This 8th process is a process which removes the electric supply film 5 which formed membranes beforehand by carrying out etching processing. Although there was a class of ferric chloride, alkali system etching reagent, etc. of copper etching, in this example, the etching reagent which uses a sulfuric acid/hydrogen peroxide solution as a principal component was used. If there is no etching time for 10 seconds or more, control will become difficult, and since it will also produce the problem that side etching becomes large or a baton becomes long in etching, for example exceeding 5 minutes if too much long time amount etching is performed although it is disadvantageous in a practical viewpoint, an etching reagent and etching conditions are good to ask by experiment suitably. By the invention in this application, the etching reagent which uses potassium permanganate and a meta-silicic acid as a principal component was used for etching of the chromium part of the electric supply film 5 carried out succeedingly. [0052] next, the object for the power sources of the letter of erection electrically connected to the substrate 7 for power sources as shown in drawing 7 (c) -- a conductor 12 (6a --) the polar zone 12 of 3a, and the circuit pattern 13 (6b --) for signals Polar-zone 11b formed in the polar zone 20 (shown in drawing 4) of a conductor (not shown) and the other-end section of the above-mentioned wiring 13 for signals is exposed, the object for the power sources of the letter of erection formed in the polar-zone 11a list formed in one edge (desired part) of 3b at the periphery of the wiring substrate 10 -- the object for power sources -- the object for the power sources of the letter of erection formed in a conductor 12, the wiring 13 for signals, and a periphery -- the 9th process which forms insulatinglayer 4b which covers and protects a conductor (not shown) is performed, this 9th process -- the object for power sources -- in order to cover a conductor 12 and the wiring 13 for signals, it is the process which forms insulating-layer 4b using inorganic materials, such as an organic material or glass, such as polyimide, and ceramics, like insulating-layer 4a. It is possible to use the approach of opening by using and etching [expose and] the approach of irradiating a laser beam and opening as the processing approach to which polar zone 12 and 11 is exposed to this insulating-layer 4b, and the ingredient which has photosensitivity as ingredients of insulating-layer 4b. Naturally, it is also possible to expose polar zone 12 and 11 using the usual HOTORISO process. And non-electrolyzed gilding is performed to the outermost surface of the bump pad 6 using this exposed pattern (not especially shown). This non-electrolyzed gilding is unnecessary when the wettability of solder and electric nickel plating is good.

[0053] Next, as shown in drawing 7 (d), the solder ball 2 is connected to a bump pad by carrying and heating the solder ball 2 with flux on the polar zone (bump pad) 12 and 11a, and the 10th process which forms a solder bump is performed. In addition, the solder ball 2 may be carried in a semiconductor chip 1 side in the state of a semi-conductor wafer, a solder bump may be formed, and you may cut to a semiconductor chip 1 after that. [0054] Although it is common to form in the silicon wafer side with which the semiconductor device was formed as for a solder bump, it is also possible to form in the wiring substrate (mounting substrate) 10 side. For example, a bump is formed using solder ball loading equipment and a reflow furnace. That is, the flux and the solder ball of the

specified quantity are carried on a bump pad by using solder ball loading equipment. Under the present circumstances, temporary immobilization of the solder ball is carried out by the adhesion of flux on a bump pad. It is once fusing a solder ball and solidifying again after that in throwing into a reflow furnace the wiring substrate (mounting substrate) 10 in which the solder ball was carried, or a semi-conductor wafer, and becomes the solder bump 2 linked to the polar zone (bump pad) 12 and 11a shown in drawing 7 (d). In addition, there is also the approach of forming a solder bump by carrying out printing spreading of the soldering paste on a bump pad using a printing machine, and carrying out a reflow of this. Also in which approach, it becomes possible [a solder ingredient] to choose various things, and many of solder ingredients currently supplied to the commercial scene in this time can be used. In addition, although a solder ingredient is limited, it is using a plating technique and there is also the approach of forming a solder bump. Moreover, the bump who formed using the resin which blended the bump who used the ball which used gold and copper as the nucleus, and the electrical conducting material may be used.

[0055] As mentioned above, the high density wiring substrate 10 shown in <u>drawing 1</u> can be formed by passing through the process from the 1st process to the 10th process. Consequently, a wiring consistency can be made low also in the part which needed high density wiring conventionally, and it becomes possible to increase the degree of freedom of expansion of the process margin of wiring formation, and a design.

[0056] Furthermore, on polar-zone (bump pad) 11b formed in the periphery of the wiring substrate 10, and 20, the solder ball 9 is connected to a bump pad by carrying and heating the solder ball 9 with flux, and a solder bump is formed.

[0057] Furthermore, many semiconductor chips 1 are carried on the wiring substrate 10 by the solder bump 2, and by carrying out heating mounting, the semiconductor device (multi chip module structure) shown in <u>drawing 3</u> will be completed, will be inserted in the conveyance container sealed, and it will be shipped as a product.

[0058] In addition, after carrying many semiconductor chips 1 on the wiring substrate 10, temporary immobilization of the solder ball 9 may be carried out on polar-zone (bump pad) 11b formed in the periphery of the wiring substrate 10, and 20.

[0059] The printed-circuit board with which equipment can be equipped will be completed by mounting the semiconductor device (multi chip module structure) shown in <u>drawing 3</u> completed above in the substrate 30 for mounting (printed-circuit board for mounting) for example, in an equipment manufacturer etc.

[0060] In the gestalt of the 2nd operation, although the point concerning [gestalt of the 2nd operation] this invention which is different from the gestalt of the 1st operation becomes complicated as a wiring substrate 10 compared with the gestalt of the 1st operation, it is to have made the wiring layer two-layer so that it can respond to super-high density wiring. That is, the gestalt of operation of the 2nd of the wiring substrate 10 concerning this invention is shown in drawing 8. Although it is also possible to form the number of layers beyond it although two-layer wiring structure is shown in drawing 8, the merit which forms the substrate 7 for power sources (for example, substrate for glands) will decrease. [0061] This structure forms three insulating layers 4a, 4b, and 4c on the substrate 7 which has conductivity, among those, the object for the power sources (for example, gland) of the

letter of erection -- about a conductor 12 (5a, 6a, 41a, 42a, 43a), direct continuation is carried out to the substrate 7 for power sources. furthermore, the object for power sources -- the electrode 12 of a conductor 12 is connected through the bump for power sources (for glands) and the solder ball 2 of a semiconductor chip 1 with which the semiconductor device was formed.

[0062] On the other hand, the circuit patterns 13a and 13b for signals (the circuit pattern for + power sources is also included) which consist of two-layer are wired on insulating-layer 4a and insulating-layer 4b. Circuit pattern 13a for signals of the 1st layer on insulating-layer 4a is formed with Wiring 5b and 6b. And on one edge (desired part) of circuit pattern 13a for signals of the 1st layer, electrode 11b is formed so that the laminating of the conductors 41b, 42b, and 43b may be carried out and they may be exposed on the front face of insulating-layer 4c in insulating-layer 4b and 4c, this object for signals -- electrode 11b of a conductor is connected through the bump for signals and the solder ball 2 of a semiconductor chip 1 with which the semiconductor device was formed. Furthermore, circuit pattern 13b for signals of the 2nd layer on insulating-layer 4b is formed with Wiring 41c, 42c, and 43c. And on one edge (desired part) of circuit pattern 13b for signals of the 2nd layer, electrode 11b is formed so that it may be exposed to the front face of insulating-layer 4c, this object for signals -- electrode 11b of a conductor is connected through the bump for signals and the solder ball 2 of a semiconductor chip 1 with which the semiconductor device was formed.

[0063] Furthermore, in the periphery of the above-mentioned wiring substrate, the electrode for power sources and the electrode for signals with which the solder ball 9 is carried are formed similarly. The electrode for power sources is formed so that the restoration laminating of the conductors 5a, 6a, 41a, 42a, and 43a of the letter of erection may be carried out from the substrate 7 for power sources and it may be exposed to the front face of insulating-layer 4c. The electrode for signals is formed so that the laminating of the conductors 41b, 42b, and 43b may be carried out and they may be exposed by the front face of insulating-layer 4c in insulating-layer 4b and 4c on the other-end section of circuit pattern 13a for signals of the 1st layer, and further, it is formed so that it may be exposed on the front face of insulating-layer 4c on the other-end section of circuit pattern 13b for signals of the 2nd layer.

[0064] As explained above, the gestalt of the 2nd operation becomes possible [it being still higher-density and wiring] from what shows wiring for signals to <u>drawing 2</u> since it was made to wire by two-layer. However, in order to wire wiring for signals by two-layer in the case of the gestalt of the 2nd operation, the structure of the wiring substrate 10 becomes complicated and the cost price will increase.

[0065] Next, the 2nd example of the manufacture approach of manufacturing the gestalt of operation of the 2nd of the wiring substrate concerning this invention is explained using drawing 9, drawing 10, and drawing 11.

[0066] The structure of the gestalt of the 2nd operation becomes possible [manufacturing by repeating the process which showed the most in the 1st example].

[0067] The 1st process is the same as the 1st process of the 1st example shown in drawing $\underline{6}$ (a), as shown in drawing $\underline{9}$ (a).

[0068] The 2nd process is the same as the 2nd process of the 1st example shown in

drawing 6 (b), as shown in drawing 9 (b).

[0069] The 3rd process is the same as the 3rd process of the 1st example shown in drawing 6 (c), as shown in drawing 9 (c).

[0070] the 4th process of the 1st example shown in <u>drawing 6</u> (d) as the 4th process is shown in <u>drawing 9</u> (d) -- the same -- the object for power sources -- it is the process which forms the resist pattern 14 which carried out opening for forming conductor 6a and circuit pattern 13a for signals of the 1st layer (6b).

[0071] the 5th process of the 1st example shown in <u>drawing 6</u> (e) as the 5th process is shown in <u>drawing 9</u> (e) -- the same -- electroplating etc. -- each of opening of a resist pattern 14 -- a conductor -- being filled up -- the object for power sources -- it is the process which forms conductor 6a and circuit pattern 13a for signals of the 1st layer (6b). [0072] The 6th process is the same as the 7th process of the 1st example shown in <u>drawing</u> 7 (a), as shown in drawing 9 (f).

[0073] the object for power sources which removed the electric supply film and was connected to the substrate 7 for power sources like [as the 7th process is shown in drawing 10 (a)] the 8th process of the 1st example shown in drawing 7 (b) -- it is the process which forms conductor 6a and circuit pattern 13a for signals of the 1st layer (6b). [0074] The 8th process is the 2nd process of the 1st example and the 3rd process which are shown in drawing 6 (b) and (c), and a process which forms insulating-layer 4b of the 2nd layer, and the electric supply film 41 similarly, as shown in drawing 10 (b). [0075] the 4th process of the 1st example shown in drawing 6 (d) as the 9th process is shown in drawing 10 (c) -- the same -- the object for the power sources of the 2nd layer -- conductor 42a and the object for signals -- it is the process which forms the resist pattern 14 which carried out opening for forming conductor 42b and wiring 13b for signals of the 2nd layer (42c, 43c) on the electric supply film 41.

[0076] Like [as the 10th process is shown in <u>drawing 10</u> (d)] the 5th process of the 1st example and the 6th process which are shown in <u>drawing 6</u> (e) and (f) electroplating etc. -- each of opening of a resist pattern 14 -- a conductor -- being filled up -- the object for the power sources of the 2nd layer -- conductor 42a -- the object for the signals of the 2nd layer connected to one edge of 43a and circuit pattern 6b for signals of the 1st layer -- it is the process which forms Conductors 42b and 43b and the 2nd-layer wiring 42c and 43c for signals.

[0077] The 11th process is the same as the 7th process of the 1st example shown in drawing 7 (a), as shown in drawing 11 (a).

[0078] Like [as the 12th process is shown in <u>drawing 11</u> (b)] the 8th process of the 1st example shown in <u>drawing 7</u> (b) the object for power sources which removed the electric supply film and was connected to the substrate 7 for power sources -- a conductor -- the object for the power sources of the 2nd layer by which the laminating was carried out to 6a -- a conductor (it is for forming an electrode.) the object for the signals of the 2nd layer by which the laminating was carried out to one edge of 42a, 43a, and wiring (circuit pattern for signals) 13a for signals of the 1st layer (6b) -- a conductor (it is for forming an electrode.) It is the process which forms 42b, 43b, and the 2nd-layer wiring 42c and 43c for signals (circuit pattern for signals).

[0079] the 9th process of the 1st example shown in drawing 7 (c) as the 13th process is

shown in <u>drawing 11</u> (c) -- the same -- the object for the power sources of the 2nd layer -- Conductors 42a and 43a and the object for the signals of the 2nd layer -- it is the process at which Conductors 42b and 43b and the 2nd-layer wiring 42c and 4 for signals are covered with insulating-layer 4c, and each polar zone is exposed.

[0080] The 14th process is the 10th process of the 1st example shown in <u>drawing 7</u> (d), and a process which forms the solder bump 2 on each electrode similarly, as shown in <u>drawing 11</u> (d).

[0081] Of the above, the wiring substrate 10 which has two-layer as a wiring layer for signals will be formed, and the semiconductor device (multi chip module) shown in drawing 3 will be completed.

[0082] In the gestalt of the 3rd operation, although the point concerning [gestalt of the 3rd operation] this invention which is different from the gestalt of the 1st and the 2nd operation becomes complicated as a wiring substrate 10 compared with the gestalt of the 1st operation, it is to have considered as two-layer as a voltage plane (for example, voltage plane of the substrate 7 for glands, and +) so that it can respond to super-high density wiring. That is, the gestalt of operation of the 3rd of the wiring substrate 10 concerning this invention is shown in drawing 12. Since wiring formed on insulating-layer 4a serves as a voltage plane of common + in the case of the gestalt of this 3rd operation, it will connect mutually and will be formed.

[0083] Thus, it becomes possible by using wiring for power sources of +, and wiring for signals as another layer to reduce the effect to a high-speed signal transmission.

[0084] Moreover, it becomes possible to use the substrate 7 for power sources as an object for the power sources of +, and to use a formation ****** wiring layer as a gland on insulating-layer 4a. in that case, the conductor of the substrate for power sources -- it is necessary to make it not expose the section as much as possible.

[0085] Next, the 3rd example of the manufacture approach of manufacturing the gestalt of operation of the 3rd of the wiring substrate concerning this invention is explained using drawing 13 and drawing 14.

[0086] The structure which made the common power source of the gestalt of the 3rd operation two or more layers (especially two-layer) becomes possible [manufacturing by repeating the process which showed the most in the 1st example].

[0087] The 1st process is the same as the 1st process of the 1st example, as shown in drawing 13 (a).

[0088] The 2nd process is the same as the 2nd process of the 1st example, as shown in drawing 13 (b).

[0089] The 3rd process forms the metal membrane for forming the second common power source 8, as shown in <u>drawing 13</u> (c). Here, chromium (or titanium, titanium / platinum, a tungsten) / copper / chromium (or titanium, titanium / platinum, a tungsten) can be used like the 1st process of the 1st example. In this invention, since the workability by etching was good, we decided to use chromium / copper / chromium.

[0090] As shown in <u>drawing 13</u> (d), the 4th process processes the metal membrane 8 which formed the resist pattern 14 and was formed at the 3rd process, and is a process with the substrate 7 for power sources which carries out etching removal of the beer hall periphery for connection. Then, as it exfoliates and a resist is shown in the 5th process,

wiring 8b for power sources which removed the periphery of the part (the above-mentioned beer hall periphery) which connects the bump for power sources of the substrate 7 for power sources and a semiconductor chip 1 is formed.

[0091] The 5th process is the 2nd process of the 1st example, and a process which forms insulating-layer 4b of the 2nd layer similarly, as shown in <u>drawing 13</u> (e).

[0092] The 6th process is the 3rd process of the 1st example, and a process which forms the electric supply film 5 in the front face of insulating-layer 4b of the 2nd layer similarly, as shown in drawing 13 (f).

[0093] The 7th process is the 4th process of the 1st example and the 5th process, and same process, as shown in <u>drawing 14</u> (a).

[0094] The 8th process is the 6th process of the 1st example, and same process, as shown in <u>drawing 14</u> (b).

[0095] The 9th process is the same as the 7th process of the 1st example, as shown in drawing 14 (c).

[0096] The 10th process is the same as the 8th process of the 1st example, as shown in drawing 14 (d).

[0097] The 11th process is the same as the 9th process of the 1st example, and the 10th process, as shown in <u>drawing 14</u> (e).

[0098] The gestalt of the 4th operation is the structure of the wiring substrate 10 concerning [gestalt of the 4th operation] this invention which made two-layer the wiring 13a and 13b for signals (circuit pattern for signals), and wiring for common power sources (wiring 8b on the substrate 7 for power sources, and insulating-layer 4a), as shown in drawing 15. In addition, only the thing on insulating-layer 4b of the 2nd layer shows the circuit pattern for signals to drawing 15. On the substrate 7 for power sources, as an insulating layer, four layers, this structure carries out the laminating of 4a, 4b, 4c, and the 4d, and constitutes it. And the various electrodes exposed to the front face of 4d of insulating layers are connected and constituted through the various bumps and the solder ball 2 which were formed in the semiconductor chip 1.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the sectional view showing the structure of the gestalt of operation of the 1st of the wiring substrate concerning this invention.

[Drawing 2] wiring for signals and the object for power sources which wired the wiring substrate concerning this invention -- it is the top view showing arrangement relation with a conductor.

[Drawing 3] It is the perspective view showing the multi chip module structure (semiconductor device) which carried out connection mounting of two or more semiconductor chips involved in this invention at the wiring substrate using the solder bump.

[Drawing 4] It is the front view showing the condition of having mounted the multi chip

module structure (semiconductor device) shown in <u>drawing 3</u> in the mounting printed-circuit board.

[Drawing 5] It is the front view showing the condition of having mounted the multi chip module structure (semiconductor device) shown in <u>drawing 3</u> in the mounting printed-circuit board on both sides of the spacer.

[Drawing 6] It is drawing for explaining the process in the first half of the 1st example of the manufacture approach of the gestalt of operation of the 1st of the wiring substrate concerning this invention.

<u>[Drawing 7]</u> It is drawing for explaining the process in the second half of the 1st example of the manufacture approach of the gestalt of operation of the 1st of the wiring substrate concerning this invention.

[Drawing 8] It is the sectional view showing the structure of the gestalt of operation of the 2nd of the wiring substrate concerning this invention.

[Drawing 9] It is drawing for explaining the process of the anterior part of the 2nd example of the manufacture approach of the gestalt of operation of the 2nd of the wiring substrate concerning this invention.

[Drawing 10] It is drawing for explaining the middle process of the 2nd example of the manufacture approach of the gestalt of operation of the 2nd of the wiring substrate concerning this invention.

[Drawing 11] It is drawing for explaining the process of the posterior part of the 2nd example of the manufacture approach of the gestalt of operation of the 2nd of the wiring substrate concerning this invention.

[Drawing 12] It is the sectional view showing the structure of the gestalt of operation of the 3rd of the wiring substrate concerning this invention.

[Drawing 13] It is drawing for explaining the process in the first half of the 3rd example of the manufacture approach of the gestalt of operation of the 3rd of the wiring substrate concerning this invention.

[Drawing 14] It is drawing for explaining the process in the second half of the 3rd example of the manufacture approach of the gestalt of operation of the 3rd of the wiring substrate concerning this invention.

[Drawing 15] It is the sectional view showing the structure of the gestalt of operation of the 4th of the wiring substrate concerning this invention.


[Description of Notations]

1 -- A semiconductor chip, 2 -- A solder ball, 3a, 3b, 43a, 43b -- Solder diffusion prevention layer, 4a, 4b, 4c, 4d -- An insulating layer, 5, 5a, 5b, 5c, 41, 41a, 41b, the 41c-electric supply film, 6a, 6b, 42a and 42b, and a 42c-- conductor layer (the object for power sources -- a conductor --) Wiring the object for signals -- a conductor, the circuit pattern for signals, the substrate for 7 -- power sources, and the object for 8b-- common power sources -- 9 -- The solder ball for external connection, 10 -- A wiring substrate, 11a, 11b -- The electrode for signals, 12 [-- The 2nd-layer wiring for signals, 14 / -- 20 A resist pattern, 22 / -- The electrode for power sources, 21 / -- A spacer, 30 / -- Mounting substrate (mounting printed-circuit board).] -- The electrode for power sources (for power sources conductor), 13 -- Wiring for signals (circuit pattern for signals), 13a -- The 1st-layer wiring for signals, 13b

DRAWINGS


[Drawing 1]






[Drawing 2]

DT 2




[Drawing 3]

3




[Drawing 4]






[Drawing 5]





[Drawing 12]

図 12




[Drawing 6]


図 6
















[Drawing 7]




[Drawing 8]



[Drawing 9]





13a (5b, 6b)

[Drawing 11]







図 11









[Drawing 15]


図 15





[Drawing 13]



















[Drawing 14]









(19)日本国特許庁(JP)

(12) 公開特許公報(A)

(11)特許出願公開番号 特開2002-217517 (P2002-217517A)

(43)公開日 平成14年8月2日(2002.8.2)

(51) Int.Cl. ⁷		識別記号	FΙ		_	テーマコード(参考)
H05K	1/18		H05K	1/18]	L 5E319
H01L	25/04		1	1/02	1	N 5E336
	25/18		3	3/34	5070	C 5E338
H 0 5 K	1/02	·	H01L 25	5/04	;	Z
	3/34	507	-	•		
			審査請求	未請求	請求項の数14	OL (全 13 頁
(21)出願番号		特顧2001-14088(P2001-14088)	(71)出顧人	000005108 株式会社日立製作所		
(22)出顧日		平成13年1月23日(2001.1.23)		東京都千代田区神田駿河台四丁目 6 番地		
		·	(72)発明者	神奈川リ		与田町292番地 株 技術研究所内
			(72)発明者	神奈川		与田町292番地 株 支術研究所内
			(74)代理人		504 小川 勝男	(外2名)
						最終頁に


(54) 【発明の名称】 配線基板およびマルチチップモジュール構造体

(57)【要約】

【課題】多ピン化するLSIを接続する配線基板において電源層を集約することで、層数を少なくし、その結果、高歩留まり、低コストの配線基板を提供するものである。また、この配線基板を用いることで、高密度実装を可能とするマルチチップモジュールを提供することにある。

【解決手段】本発明は、電源層を基板表面全体とすることで配線層数を減らすことが可能となる。また、層間に電源層を別途形成することで、更に高密度の配線を形成することが可能とするものである。また、この配線基板を用いることで、多ピンのLSI同士を簡単に接続することが可能であり、高密度実装を可能とすることが出来る。

図 1



【特許請求の範囲】

【請求項1】半導体チップをはんだバンプを用いて実装するための配線基板であって、

導電性を有する電源用基板と、該電源用基板の上に形成された絶縁層と、該絶縁層に形成されたスルーホールに導体を充填して前記電源用基板に接続して半導体チップの電源用バンプにはんだバンプを用いて接続するための電源用電極を形成した電源用導体と、前記絶縁層上に配線して形成し、所定の個所において半導体チップの信号用バンプにはんだバンプを用いて接続するための信号用 10電極を有する信号用配線とを備えて構成したことを特徴とする配線基板。

【請求項2】前記電源用電極および前記信号用電極を露出させて前記絶縁層上の信号用配線および電源用導体を 絶縁保護膜で被覆して構成したことを特徴とする請求項 1記載の配線基板。

【請求項3】前記電源用電極および前記信号用電極には んだバンプを搭載して構成したことを特徴とする請求項 1または2記載の配線基板。

【請求項4】請求項1または2記載の配線基板の周辺部 20 において、前記絶縁層に形成されたスルーホールに導体を充填して前記電源用基板に接続して半導体チップが実装される側に外部接続用電源用電極を形成した外部接続用電源用導体と、前記信号用配線における周辺部まで配線された所定個所の半導体チップが実装される側に接続して設けられた外部接続用信号用電極とを備えたことを特徴とする配線基板。

【請求項5】前記外部接続用電源用電極および外部接続 用信号用電極に外部接続用のバンプに搭載して構成した ことを特徴とする請求項4記載の配線基板。

【請求項6】前記絶縁保護膜は、前記外部接続用電源用電極および前記外部接続用信号用電極を露出させるように構成したことを特徴とする請求項4記載の配線基板。

【請求項7】前記電源用基板として、ガラス基板、セラミクス基板、シリコンウェハ、または金属製基板を基材としてその表面の全体若しくは一部分に金属薄膜からなる導体を被覆して構成したことを特徴とする請求項1ないし6の何れか一つに記載の配線基板。

【請求項8】前記電源用基板として、ガラス基板、セラミクス基板、シリコンウェハ、または金属製基板を基材 40 として前記絶縁層側の表面の全体若しくは一部分に金属薄膜からなる導体を被覆して構成したことを特徴とする請求項1ないし6の何れか一つに記載の配線基板。

【請求項9】前記電源用基板として、シリコンウェハ、または金属製基板で構成することを特徴とする請求項1ないし6の何れか一つに記載の配線基板。

【請求項10】前記電源用導体および信号用配線は、電気めっきまたは無電解めっきを用いて形成されたことを特徴とする請求項1ないし9の何れか一つに記載の配線基板。

【請求項11】前記電源用電極および前記信号用電極には、はんだ拡散防止膜を有することを特徴とする請求項1ないし6の何れか一つに記載の配線基板。

【請求項12】前記電源用電極および前記信号用電極には、はんだの濡れ性を確保するための金属膜を有することを特徴とする請求項1~6のいずれか一つに記載の配線基板。

【請求項13】半導体チップをはんだバンプを用いて実 装するための配線基板であって、

導電性を有する電源用基板と、該電源用基板の上に形成された第1の絶縁層と、該第1の絶縁層上に配線を形成し、所定の個所において半導体チップの第1の電源用バンプにはんだバンプを用いて接続するための電源用電極を有する電源用配線と、該電源用配線の上に形成された第2の絶縁層と、前記第1および第2の絶縁層に形成されたスルーホールに導体を充填して前記電源用基板に接続して半導体チップの第2の電源用バンプにはんだバンプを用いて接続するための第2の電源用電極を形成した電源用導体と、前記第2の絶縁層上に配線して形成し、所定の個所において半導体チップの信号用バンプにはんだバンプを用いて接続するための信号用電極を有する信号用配線とを備えて構成したことを特徴とする配線基板。

【請求項14】請求項1ないし13の何れか一つに記載の配線基板に、複数の半導体チップを前記はんだバンプを用いて実装して構成したことを特徴とするマルチチップモジュール構造体。

【発明の詳細な説明】

[0001]

30 【発明の属する技術分野】本発明は、複数の半導体チップをはんだバンプを用いて接続実装するための配線基板およびその半導体装置(マルチチップモジュール構造体)並びにこの半導体装置を更にプリント配線基板にはんだバンプで実装した実装構造体に関する。

[0002]

【従来の技術】従来、半導体チップを搭載する基板は、 プリント基板やセラミクス基板においても、配線密度を 確保するために、配線層数を多数層形成することが一般 的である。

【0003】また、高密度実装の形態として、例えば、特開2000-156461公報(従来技術I)には、「高集積度チップ・オン・チップ実装」において、第のチップの表面に第二のチップを搭載し、第一のチップのアクティブ領域外から外部の回路基板との接続を行う方式が記載されている。

[0004]

50

【発明が解決しようとする課題】上記従来技術1では、第一のチップと第二のチップが至近距離で接続されているため、電気的に有利である。また、第一のチップと第二のチップの熱膨張率が同一であるため、熱応力に対し

(3)

20

4

ても有利である。しかし、上記従来技術1においては、第一のチップのアクティブ領域外を外部回路との接続のために第二のチップを搭載する第一のチップとして半導体チップを用いており、チップ・オン・チップ・モジュールの製造が高コストになるという課題がある。

【0005】また、第二のチップのチップ端子数が増大した場合、電源用配線も信号用配線と同様に引き回すとすると、配線密度の関係から高密度実装が困難となる。 【0006】本発明の目的は、半導体チップと実装プリント配線基板との間を低コストで、しかも高密度で接続10することを可能にした配線基板を提供することにある。 【0007】また、本発明の他の目的は、複数の半導体チップをはんだバンプを用いて低コストで、しかも高密度で接続することを可能にした配線基板に接続実装したマルチチップモジュール構造体(半導体装置)を提供することにある。

[0008]

【課題を解決するための手段】上記日的は、半導体素子が形成された複数のチップを実装する配線基板の構造を 工夫することにより達成される。

【0009】即ち、本発明は、半導体チップをはんだバンプを用いて実装するための配線基板であって、導電性を有する電源用基板(例えば、グランド用基板)と、該電源用基板の上に形成された絶縁層と、該絶縁層に形成されたスルーホールに導体を充填して前記電源用基板に接続して半導体チップの電源用ボンプにはんだバンプを用いて接続するための電源用電極を形成した電源用導体と、前記絶縁層上に配線して形成し、所定の個所において半導体チップの信号用バンプにはんだバンプを用いて接続するための信号用電極を有する信号用配線とを備え 30 て構成したことを特徴とする配線基板である。

【0010】また、本発明は、前記配線基板において、 電源用電極および信号用電極を露出させて絶縁層上の信 号用配線および電源用導体を絶縁保護膜(絶縁保護層) で被覆して構成したことを特徴とする。

【0011】また、本発明は、前記配線基板において、 電源用電極および信号用電極にはんだバンプを搭載して 構成したことを特徴とする。

【0012】また、本発明は、前記配線基板の周辺部において、前記絶縁層に形成されたスルーホールに導体を40充填して前記電源用基板に接続して半導体チップが実装される側に外部接続用電源用電極を形成した外部接続用電源用導体と、前記信号用配線における周辺部まで配線された所定個所の半導体チップが実装される側に接続して設けられた外部接続用信号用電極とを備えたことを特徴とする。

【0013】また、本発明は、前記配線基板において、 前記外部接続用電源用電極および外部接続用信号用電極 に外部接続用のバンプを搭載して構成したことを特徴と する。 【0014】また、本発明は、前記配線基板において、前記絶縁保護膜(絶縁保護層)は、前記外部接続用電源用電極および前記外部接続用信号用電極を露出させるように構成したことを特徴とする。

【0015】また、本発明は、前記配線基板における電源用基板として、ガラス基板、セラミクス基板、シリコンウェハ、または金属製基板を基材としてその表面の全体若しくは一部分に金属薄膜からなる導体を被覆して構成したことを特徴とする。

【0016】また、本発明は、前記配線基板における電源用基板として、ガラス基板、セラミクス基板、シリコンウェハ、または金属製基板を基材として前記絶縁層側の表面の全体若しくは一部分に金属薄膜からなる導体を被殺して構成したことを特徴とする。

【0017】また、本発明は、前記配線基板における電源用基板として、シリコンウェハ、または金属製基板で構成することを特徴とする。

【0018】また、本発明は、前記配線基板において、 前記電源用導体および信号用配線は、電気めっきまたは 無電解めっきを用いて形成されたことを特徴とする。

【0019】また、本発明は、前記配線基板において、前記電源用電極および前記信号用電極には、はんだ拡散 防止膜を有することを特徴とする。

【0020】また、本発明は、前記配線基板において、前記電源用電極および前記信号用電極には、はんだの濡れ性を確保するための金属膜を有することを特徴とする。

【0021】また、本発明は、半導体チップをはんだバンプを用いて実装するための配線基板であって、導電性を有する電源用基板と、該電源用基板の上に形成された第1の絶縁層と、該第1の絶縁層上に配線を形成し、所定の個所において半導体チップの第1の電源用電極を有する電源用配線と、該電源用配線の上に形成された第2の絶縁層と、前記第1および第2の絶縁層に形成されたスルーホールに導体を充填して前記電源用基板に接続して半導体チップの第2の電源用バンプにはんだバンプを用いて接続するための第2の電源用電極を形成した電源用導体と、前記第2の絶縁層上に配線して形成し、所定の個所において半導体チップの信号用バンプにはんだバンプを用いて接続するための信号用電極を有する信号用配線とを備えて構成したことを特徴とする配線基板である。

【0022】また、本発明は、前記配線基板に、複数の 半導体チップを前記はんだバンプを用いて実装して構成 したことを特徴とするマルチチップモジュール構造体で ある。

[0023]

【発明の実施の形態】本発明に係わる配線基板および半 導体装置(マルチチップモジュール構造体)の実施の形 50 態について図面を用いて説明する。 【0024】なお、全ての図において、同一符号は同一部位を示しているため、重複する説明を省いている場合があり、また説明を容易にするため各部の寸法比を実際とは変えてある。

【0025】[第1の実施の形態] 木発明に係る配線基板の最も基本的な構造を図1に示す。図2には、配線基板10に配線される電源用配線(例えばグランド用配線) 12および信号用配線13の配線状態を示す。図3には、本発明に係わる半導体チップ1を実装し、実装用基板(実装用プリント配線基板)30に接合するはんだ 10ボール9を搭載した半導体装置(マルチチップモジュール構造体)を示す。この半導体装置(マルチチップモジュール構造体)は、製品形態となり得る。図4には、図3に示す半導体装置(マルチチップモジュール構造体)を実装用基板(実装用プリント配線基板)30に実装した装置に装着し得る最終形態を示す。

【0026】図1に示す基本的な構造は、導電性を有す る電源用(例えばグランド(接地)用)基板7の上に絶 縁層4(4a、4b)を形成する。絶縁層4(4a、4 b) に穿設されたスルーホール 17 a、17 b に 充填さ 20 れた直立状の電源用配線(例えばグランド(接地)用配 線)12は電源用(例えばグランド(接地)用)基板7 に直接接続される。なお、電源用配線12は、スペース 効率をよくして高密度実装をするために、直立状にして 電源用基板 7 に直接接続するように構成した。ただし、 スペース効率を多少おとしてもよければ、必ずしも直立 状にする必要はなく、絶縁層4a上に短い配線を形成し てスルーホール17aに充填された導体を介して電源用 基板7に接続してもよい。絶縁層4a上に配線される信 号用配線13は、図4に示すように、実装用プリント配 30 線基板30へ接続するための外部接続用端子(例えばは んだボール) 9と接続される。直立状の電源用導体(例 えばグランド用導体) (電源用配線) 12の、穴18に よって露出した接続用電極は、半導体チップ、すなわち 半導体素子が形成された半導体チップ1の電源用バンプ とはんだボール2を介して接続され、信号用配線13の 所定の個所(一方の端部)に穴19によって露出して形 成された接続用電極11aは、半導体チップ1の信号用 のバンプと、はんだボール2を介して接続される。

【0027】さらに、配線基板10の周辺部においては、直立状の電源用配線12と同様に、電源用基板7上の絶縁層4a、4bに穿設されたスルーホールに直立状の導体がめっき等で充填されて表面まで導かれて電極20が形成され、その電極20上に外部接続用端子(例えばはんだボール)9が接合されて実装用プリント配線基板30へ接続実装できるようになる。即ち、絶縁層4a、4bに穿設されたスルーホールに直立状の導体が電源用基板7に電気的に接続されることになる。

【0028】信号用配線13も、絶縁層4a上に配線さ 50

れて周辺部まで延びた端部には、接続用電極 1 1 a と同様に外部接続用端子(例えばはんだボール)9 が接合される電極 1 1 b が形成され、その電極上に外部接続用端子(例えばはんだボール)9 が接合されて実装用プリント配線基板 3 0 へ接続実装できるようになる。

【0029】特に、配線基板10において、電源用(例 えばグランド用) 基板7を積層して形成したことによ り、半導体チップ1とはんだボール2を介して接続する ための電極11a、12はもとより、実装用プリント基 板30~外部接続用端子(例えばはんだボール)9を介 して接続する電極116、206、同じ側に形成する必 要が生じる。さらに、実装用プリント基板30へ外部接 続用端子(例えばはんだボール)9を介して接続する電 極11b、20は、図3および図4に示すように、配線 基板10の周辺に形成する必要がある。また、実装用ブ リント基板30と配線基板10との間の間隙を大きくと る必要があって、外部接続用端子9を大きくする必要が ある。そのため、電極20の大きさおよび間隔を大きく する必要があるが、配線基板10の周辺に形成する関係 で問題になることはない。しかし、配線基板10全体と しては、多少大きくなる。

【0030】以上説明したように、配線基板10をかかる構造とすることにより、配線基板10の配線層数を低減して高密度実装を可能とすることができる。このように配線基板10の配線層数を低減することにより、配線基板10の原価低減を大幅にすることが可能となる。

【0031】即ち、図2に示すように、例えばグランドとなる電源ピン12を直立状配線(直立状導体)にして、絶縁層4a上に這わす配線を介さずに直接共通電源用基板7に結線することで、より多くの配線を少ない配線層数(1層または2層)で配線基板10内に形成することができる。この例では、電源ピン12を、絶縁層4a上に這わす配線を介さずに直接共通電源用基板7に結線することで、6列分の信号用配線(+の電源線も含む)13を結線できることを示している。

【0032】次に、上記配線基板10を用いて形成した 半導体装置(マルチチップモジュール)の一実施例につ いて図3および図4を用いて説明する。ここでは、本発 明で提供する配線基板10の上に、はんだボール2を介 して、半導体素子が形成された半導体チップ1が搭載さ れる。さらに、配線基板10において、実装用プリント 配線基板30(外部回路)との接続は、周辺部に配置し た外部基板との接続用はんだボール9を介して行ってい

【0033】また、本発明では、電源用配線12が直接 導電性を有する電源用基板(例えばグランド用基板)7 に接続されているため、サーマルビアとしての効果を兼 ね備えることが出来、放熱効果を期待することが出来 る。

【0034】また、配線基板10に対して高密度配線が

形成できる特徴を生かすためには、絶縁層4aの上に形 成する信号用配線13の配線幅が50μm以下であるこ とが望ましく、更に望ましくは、5μ m程度であること がよい。図3および図4に示すはんだボール9の径は、 半導体素子が形成された半導体チップ1と図1に示すは んだボール2の径を加算したものより大きい必要があ る。一般的には、半導体素子が形成された半導体チップ 1の厚さが0. 4~0. 5mm程度であり、はんだボー ルの直径が 0. 3~0. 4 mm程度の厚さであるので、 0.8~1mm程度の直径が必要である。

【0035】はんだボール9の大きさを更に小さくする ためには、図5に示すように、樹脂から成るスペーサー 21を挟むことも考えられる。しかし、この場合、スペ ーサー21の表面まで、配線基板10の表面まで導きだ された信号用の配線および電源用(グランド用)の配線 を這わす必要がある。電源用の配線については、同じス ルーホールを用いて導体を充填することによって電源用 基板7と接続することが可能となる。その結果、スペー サー21の表面に、小さなはんだボール9aを接合する 電極を形成することができることになる。

【0036】いずれにしても、配線基板10の周辺部に 設けられる外部接続用端子(例えばはんだボール)9を 接合される電極11b、22(20)の径は、はんだボ ール9の大きさにより最適値が決定されるが、はんだボ ール9の直径以下という値が一般的であり、最小径は、 はんだボール9の1/2程度である。

【0037】更に、配線基板10に実装される半導体素 子が形成された半導体チップ1としては、ロジック系の LSIと、複数個のメモリーから成る構成が一般的であ る。このうち、ロジック系への電力供給は、大きい電力 30 を必要とするため、幅広の配線が必要となる。そのた め、電源用(例えばグランド用)配線(電源用導体)1 2をスルーホール内に直立状態にして直接電源用基板 7 に接続することにより、信号用配線13の配線密度を変 えることなく、ロジック系のLSIチップを実装するこ とを可能にして有効となる。

【0038】次に、本発明に係る配線基板の第1の実施 の形態を製造する製造方法の第1の実施例について、図 6および図7を用いて説明する。

【0039】まず、図6(a)に示す如く、電源用基板 40 7として、導体基板を得る第1工程が行われる。この第 1工程は、特に図示していないが、導体基板として、導 電性を有するシリコンウエハ、または金属板を基材とし て、次工程で形成する絶縁層4aとの接着性を確保する ために、該基材の表面に、クロム、チタン、チタン/白 金、タングステンなどをスパッタ成膜して形成する。ま た、導体基板として、高抵抗のガラス基板やセラミック 基板やシリコンウェハを基材として、絶縁層4aとの接 着性を確保し、導電性を持たせるために、該基材の表面

ン) /銅(導電性を持たせる) /クロム(またはチタ ン、チタン/白金、タングステン)をスパッタやCVD 等で少なくとも必要とする部分または全体に成膜して形 成することが可能である。なお、導体基板(電源用基 板) 7の基材として、ガラス基板やセラミック基板やシ リコンウエハ(シリコン基板)を用いるのは、熱膨張率 を半導体チップ1と同程度にするためである。また、導 電性を持たせるために、クロム(またはチタン、チタン **/白金、タングステン)/銅/クロム(またはチタン、** 10 チタン/白金、タングステン)をスパッタやCVD等で 成膜するのは、基材の絶縁膜4を形成する表面にのみ行 ってもよい。即ち、導体基板7がむき出す側は、基材そ のものであってもよい。

【0040】なお、絶縁層4aと導体基板の接着性が確 保できる場合は、必ずしも前述した前処理が必要とする

【0041】次に、図6(b)に示すように、必要に応 じて、導体基板7上に絶縁層4aを形成する第2工程が 行なわれる。この絶縁層4aは無機材料(例えばCVD 20 等で成膜される。) または有機材料を用いて形成され る。無機材料の場合、塗布して硬化する場合とCVD等 で成膜する場合とが考えられる。また、無機材料の土 に、有機材料を用いて重ねて形成してもよい。ここで、 有機材料を塗布することは、導体基板7の表面凹凸が大 きいセラミクス基板の場合に有用である。また、ここに **塗布した有機樹脂を厚くすることで、後に形成するはん** だボール2、9と実装したときの応力を低減することが 可能となる。スルーホール17aなどの加工方法として は、絶縁層4aの材料として感光性を持たせることによ って露光、エッチングすることやレーザ除去加工を用い ることが可能である。また、絶縁層4aの表面に感光性 レジストを塗布し、露光してスルーホールパターンを形 成し、エッチングすることによってスルーホール17a を形成し、レジストパターンを除去することによっても 実現することができる。

【0042】次に、図6(c)に示す如く、電気めっき を実施するための給電膜5を絶縁層4 a の表面全体に形 成する第3工程が行なわれる。ここでは、蒸着や、無電 解銅めっき、CVDなども川いることが可能であるが、 絶縁層4aの材料であるポリイミドとの接着強度が強い ためにスパッタを用いることとした。スパッタの前処理 としては、スルーホール内の導体基板7の表面との導通 を確保するためにスパッタエッチングを行った。

【0043】導電膜5におけるスパッタ膜としては、ク ロム (75ナノメートル) /銅 (0. 5マイクロメート ル)の多層膜を形成した。ここでのクロムの機能は、そ の上下に位置する銅と応力緩和層 (例えば絶縁層4 a) 等との接着を確保することにあり、その膜厚はそれらの 接着を維持する最低限でかまわない。所要膜厚は、スパ に、クロム(またはチタン、チタン/白金、タングステ 50 ッタエッチングおよびスパッタの条件、クロムの膜質な

どによっても変動する。なお、本実施例で使用したクロム膜に代えてチタン膜やチタン/白金膜、タングステンなどでも代替できる。

【0044】一方、銅の膜厚は、後の工程で行う電気銅めっき及び電気ニッケルめっきを行ったときに、膜厚分布が生じない最小限度の膜厚が好ましく、めっき前処理として行う酸洗などでの膜減り量も考慮に入れた上で膜厚分布を誘発しない膜厚を決定する。銅の膜厚を必要以上に厚くした場合、例えば1マイクロメートルを越える銅厚の場合には、スパッタ時間が長くなって生産効率が10ある。低下するという問題に加えて、後の工程で実施する給電膜5のエッチング除去の際に長時間エッチングが避けられず、その結果として導体6のサイドエッチングが大きなかる

【0045】次に、図6(d)に示す如く、導体6(電源用導体(配線基板10の周辺部にも形成される。)6 a、および信号用配線パターン6b)を形成する部分のみが開口した配線のレジストパターン14を給電膜5上に形成する第4工程が行なわれる。即ち、第4工程は、給電膜5上にレジストを塗布し、ホトリソグラフィー技20術を用いて、導体6(電源用導体6a、信号用配線パターン6b)を形成する部分のみが開口した配線のレジストパターン14を形成する工程である。

【0046】次に、第5工程が行なわれる。即ち、第5工程は、図6(e)に示す如く、給電膜5および配線のレジストパターン14を利用して電気めっきを行い、電源用基板7に直接接続される直立状の電源用配線12の導体6aおよび絶縁層4a上への信号用配線(信号用配線パターン)13の導体6bの形成を行う工程である。導体層6(電源用導体6a、信号用配線パターン6b)は、硫酸・硫酸銅めっき液を用い、界面活性剤による洗浄、水洗、希硫酸による洗浄、水洗を行った後、給電膜5を陰極に接続し、リンを含有する銅板を陽極に接続して電気銅めっきを施すことによって、銅めっき膜として形成される。

【0047】次に、第6工程が行なわれる。即ち、第6工程は、図6 (f) に示す如く、導体層6 (電源用導体6 a、信号用配線パターン6 b) 上にはんだ拡散防止膜3 (3 a、3 b) を形成する工程である。なお、信号用配線パターン6 b としては、絶縁層4 b で被覆される関40係で、はんだ拡散防止膜3 b は必ずしも必要とするものではない。あくまでも、はんだ拡散防止膜3 (3 a、3 b) は、はんだボール2 との間のはんだ拡散を防止するためのものである。

る場合がある。

【0049】なお、銅、ニッケルとも電気めっきを用いて導体を形成する方法を示したが、無電解めっきを用いることも可能である。また、導体層6(6a、6b)は銅以外に、金または銀を包含するものであってもよく、はんだ拡散防止膜3(3a、3b)はニッケル合金であってもよい。また、無電解ニッケルを用いる場合には、第6工程で必ずしも必要でなく、第9工程の絶縁層4bを形成し、第10工程のはんだボール搭載前でも可能である。

【0050】次に、図7 (a) に示す如く、フォトレジストからなる配線のレジストパターン14を除去する第7工程が行なわれる。この第7工程は、電気銅めっきおよび電気ニッケルめっきを行ったのちに、レジストを使用した配線のレジストパターン14を除去する工程である。

【0051】次に、図7(b)に示す如く、電気めっき の給電膜5をエッチング処理により除去する第8工程が 行なわれて、図2に示すように、電源用(例えばグラン ド用) 基板7に接続された直立状の導体12が形成さ れ、更に絶縁層4a上に信号線用(+の電源線用も含 む)の配線13が高密度に配線されることになる。この 第8工程は、エッチング処理をすることで予め成膜した 給電膜5を除去する工程である。銅のエッチングには、 塩化鉄、アルカリ系エッチング液等の種類があるが、本 実施例では硫酸/過酸化水素水を主成分とするエッチン グ液を用いた。10秒以上のエッチング時間がないと制 御が困難となって実用的観点では不利であるが、あまり に長い時間エッチングを行うと、例えば5分を越えてエ ッチングするような場合には、サイドエッチングが大き くなったりタクトが長くなるという問題も生じるため、 エッチング液およびエッチング条件は、適宜実験により 求めるのがよい。引き続いて実施する給電膜5のクロム 部分のエッチングには、本願発明では過マンガン酸カリ ウムとメタケイ酸を主成分とするエッチング液を用い

【0052】次に、図7 (c)に示す如く、電源用基板7に電気的に接続された直立状の電源用導体12 (6 a、3 a)の電極部12および信号用配線パターン13 (6 b、3 b)の一方の端部(所望の個所)に形成された電極部11 a並びに配線基板10の周辺部に形成された直立状の電源用導体(図示せず)の電極部20 (図4に示す)および上記信号用配線13の他方の端部に形成された電極部11 bを露出させて、電源用導体12、信号用配線13および周辺部に形成された直立状の電源用導体(図示せず)を被覆して保護する絶縁層4 bを形成する第9工程が行われる。この第9工程は、電源用導体12および信号用配線13を被覆するために、絶縁層4 aと同様に、ポリイミド等の有機材料またはガラスやセラミックスなどの無機材料を用いて絶縁層4 bを形成す

る工程である。この絶縁層4bに対して電極部12および11を露出させる加工方法としては、レーザビームを照射してあける方法と、絶縁層4bの材料として感光性を有する材料を用いて露光、エッチングすることによってあける方法とを用いることが可能である。当然、通常のホトリソ工程を用いて電極部12および11を露出させることも可能である。そして、この露出させたパターンを利用してバンプパッド6の最表面に無電解金めっきを行う(特に図示していない)。この無電解金めっきは、はんだと電気ニッケルめっきの濡れ性が良好な場合 10には、不要である。

【0053】次に、図7(d)に示す如く、電極部(バンプパッド)12および11a上に、フラックスと共にはんだボール2を搭載し、加熱することでバンプパッドにはんだボール2を接続し、はんだバンプを形成する第10工程が行われる。なお、はんだボール2を、半導体ウェハの状態で、半導体チップ1側に搭載してはんだバンプを形成し、その後、半導体チップ1に切断してもよい。

【0054】はんだバンプは、半導体素子が形成された 20 シリコンウェハ側に形成することが一般的であるが、配 線基板(実装基板)10の側に形成することも可能であ る。例えば、はんだボール搭載装置とリフロー炉を使用 レバンプを形成する。つまり、はんだボール搭載装置を 利用することで、バンプパッド上に所定量のフラックス とはんだボールを搭載する。この際、はんだボールはフ ラックスの粘着力によりバンプパッド上に仮固定され る。はんだボールが搭載された配線基板(実装基板)1 0または半導体ウェハをリフロー炉に投入することでは んだボールは一旦溶融し、その後再び固体化すること で、図7(d)に示した電極部(バンプパッド)12お よび11aに接続したはんだバンプ2となる。このほか にも印刷機を用いてはんだペーストをバンプパッド上に 印刷塗布し、これをリフローすることではんだバンプを 形成する方法もある。何れの方法においてもはんだ材料 は様々なものを選択することが可能となり、現時点にお いて市場に供給されているはんだ材料の多くが使用でき る。この他、はんだ材料は限定されるものの、めっき技 術を用いることで、はんだバンプを形成する方法もあ る。また、金や銅を核としたボールを使用したバンプや 40 導電材料を配合した樹脂を使用して形成したバンプを使 用しても良い。

【0055】以上、第1工程から第10工程までの工程を経ることで、図1に示した高密度配線基板10を形成することが出来る。この結果、従来高密度配線を必要としていた部分でも配線密度を低くすることが出来、配線形成のプロセスマージンの拡大、設計の自由度を増すことが可能となる。

【0056】更に、配線基板10の周辺部に形成された 一方の端部 (所望の個所) 上には、絶縁層4cの表面に 電極部 (バンプパッド) 11b および20上に、フラッ 50 露出されるように電極11b が形成される。この信号用

クスと共にはんだボール9を搭載し、加熱することでバンプパッドにはんだボール9を接続し、はんだバンプを 形成する。

【0057】更に、多数の半導体チップ1をはんだバンプ2で配線基板10上に搭載して加熱実装することによって、図3に示す半導体装置(マルチチップモジュール構造体)が完成し、密封される搬送容器に挿入されて製品として出荷されることになる。

【0058】なお、多数の半導体チップ1を配線基板10上に搭載したのち、はんだボール9を配線基板10の周辺部に形成された電極部(バンプパッド)11bおよび20上に、仮固定してもよい。

【0059】以上完成した図3に示す半導体装置(マルチチップモジュール構造体)を、例えば装置メーカ等において実装用基板(実装用プリント配線基板)30に実装することによって、装置に装着し得るプリント配線基板が完成することになる。

【0060】[第2の実施の形態] 本発明に係る第2の実施の形態において、第1の実施の形態と相違する点は、第1の実施の形態に比べて、配線基板10としては複雑になるが、超高密度配線に対応できるように、配線層を2層としたことにある。即ち、図8には、本発明に係わる配線基板10の第2の実施の形態を示す。図8には、2層配線構造を示すが、それ以上の層数を形成することも可能であるが、電源用基板(例えばグランド用基板)7を設けるメリットは減少することになる。

【0061】この構造は、導電性を有する基板7の上に、3つの絶縁層4a、4b、4cを形成する。そのうち、直立状の電源(例えばグランド)用導体12(5a、6a、41a、42a、43a)については、電源用基板7に直接接続する。さらに、電源用導体12の電極12は、半導体素子が形成された半導体チップ1の電源用(グランド用)バンプとはんだボール2を介して接続される。

【0062】他方、2層からなる信号用配線パターン(+電源用配線パターンも含む)13a、13bは、絶縁層4aの上、および絶縁層4bの上に配線される。絶縁層4a上の第1層目の信号用配線パターン13aは、配線5b、6bによって形成される。そして、第1層目の信号用配線パターン13aの一方の端部(所望の個所)上には、絶縁層4b、および4c内に導体41b、42b、43bが積層されて絶縁層4cの表面に露出の信号用が形成された半導体チップ1の信号用バンプとはんだボール2を介して接続される。さらに、絶縁層4b上の第2層目の信号用配線パターン13bは、配線41c、42c、43cによって形成される。そして、第2層目の信号用配線パターン13bの一方の端部(所望の個所)上には、絶縁層4cの表面に

導体の電極11bは、半導体素子が形成された半導体チップ1の信号用バンプとはんだボール2を介して接続される。

【0063】更に、上記配線基板の周辺部においても、同様に、はんだボール9が搭載される電源用電極および信号用電極が形成される。電源用電極は、電源用基板7から直立状の導体5a、6a、41a、42a、43aが充填積層されて絶縁層4cの表面に露出されるように形成される。信号用電極は、第1層目の信号用配線パターン13aの他方の端部上に絶縁層4b、および4c内に導体41b、42b、43bが積層されて絶縁層4cの表面に露出されるように形成され、更に、第2層目の信号用配線パターン13bの他方の端部上に絶縁層4cの表面に露出されるように形成される。

【0064】以上説明したように、第2の実施の形態は、信号用配線を2層で配線するようにしたので、図2に示すものより、更に高密度で配線することが可能となる。しかし、第2の実施の形態の場合、信号用配線を2層で配線するため、配線基板10の構造が複雑となり、原価が増加することになる。

【0065】次に、本発明に係る配線基板の第2の実施の形態を製造する製造方法の第2の実施例について、図9、図10および図11を用いて説明する。

【0066】第2の実施の形態の構造は、その大部分を 第1の実施例で示した工程を繰り返すことで製造するこ とが可能となる。

【0067】第1工程は、図9(a)に示す如く、図6(a)に示す第1の実施例の第1工程と同様である。

【0068】第2工程は、図9(b)に示す如く、図6(b)に示す第1の実施例の第2工程と同様である。

【0069】第3工程は、図9(c)に示す如く、図6

(c) に示す第1の実施例の第3工程と同様である。 【0070】第4工程は、図9(d)に示す如く、図6

(d) に示す第1の実施例の第4工程と同様に、電源用導体6a、および第1層目の信号用配線パターン13a

(6b) を形成するための開口したレジストパターン14を形成する工程である。

【0071】第5工程は、図9(e)に示す如く、図6(e)に示す第1の実施例の第5工程と同様に、電気めっきなどによりレジストパターン14の開口部の各々に 40導体を充填して電源用導体6a、および第1層目の信号用配線パターン13a(6b)を形成する工程である。

【0072】第6工程は、図9(f)に示す如く、図7(a)に示す第1の実施例の第7工程と同様である。

【0073】第7工程は、図10(a)に示す如く、図7(b)に示す第1の実施例の第8工程と同様に、給電膜を除去して電源用基板7に接続された電源用導体6

a、および第1層目の信号用配線パターン13a(6

b)を形成する工程である。

【0074】第8工程は、図10(b)に示す如く、図 50 第3の実施の形態の場合、絶縁層4aの上に形成する配

6 (b) (c) に示す第1の実施例の第2 E程および第 3 工程と同様に、第2層目の絶縁層4 bおよび給電膜4 1 を形成する工程である。

【0075】第9工程は、図10(c)に示す如く、図6(d)に示す第1の実施例の第4工程と同様に、第2層目の電源用導体42a、信号用導体42bおよび第2層目の信号用配線13b(42c、43c)を形成するための開口したレジストパターン14を給電膜41上に形成する工程である。

【0076】第10工程は、図10(d)に示す如く、図6(c)および(f)に示す第1の実施例の第5工程および第6工程と同様に、電気めっきなどによりレジストパターン14の開口部の各々に導体を充填して第2層目の電源用導体42a、43aと第1層目の信号用配線パターン6bの一方の端に接続された第2層目の信号用導体42b、43bと第2層目の信号用配線42c、43cとを形成する工程である。

【0077】第11工程は、図11(a)に示す如く、図7(a)に示す第1の実施例の第7工程と同様であ20 る。

【0078】第12工程は、図11(b)に示す如く、図7(b)に示す第1の実施例の第8工程と同様に、給電膜を除去して電源用基板7に接続された電源用導体6 aに積層された第2層目の電源用導体(電極を形成するためである。)42a、43aと、第1層目の信号用配線(信号用配線パターン)13a(6b)の一方の端に積層された第2層目の信号用導体(電極を形成するためである。)42b、43bと、第2層目の信号用配線(信号用配線パターン)42c、43cとを形成する工30程である。

【0079】第13工程は、図11(c)に示す如く、図7(c)に示す第1の実施例の第9工程と同様に、第2層目の電源用導体42a、43aと、第2層目の信号用導体42b、43bと、第2層目の信号用配線42c、4とを絶縁層4cで被覆して、各々の電極部を露出させる工程である。

【0080】第14工程は、図11(d)に示す如く、図7(d)に示す第1の実施例の第10工程と同様に、各々の電極上にはんだバンプ2を形成する工程である。 【0081】以上により、信号用配線層として2層を有する配線基板10が形成され、図3に示す半導体装置(マルチチップモジュール)が完成することになる。

【0082】「第3の実施の形態」本発明に係る第3の実施の形態において、第1および第2の実施の形態と相違する点は、第1の実施の形態に比べて、配線基板10としては複雑になるが、超高密度配線に対応できるように、電源層(例えばグランド用基板7と+の電源層)として2層としたことにある。即ち、図12には、本発明に係わる配線基板10の第3の実施の形態を示す。この第3の実施の形態の場合、絶縁層4aの上に形成する配

線は共通する+の電源層となるため、互いに接続されて 形成されることになる。

【0083】このように、+の電源用配線と信号用配線とを別の層にすることによって、高速の信号伝送に対する影響を低減させることが可能となる。

【0084】また、電源用基板7を+の電源用として使用し、絶縁層4a上に形成するっ配線層をグランドとして使用することが可能となる。その場合、電源用基板の導体部は、できるだけ露出させないようにすることが必要となる。

【0085】次に、本発明に係る配線基板の第3の実施の形態を製造する製造方法の第3の実施例について、図13および図14を用いて説明する。

【0086】第3の実施の形態の共通電源を複数層(特に2層)とした構造は、その大部分を第1の実施例で示した工程を繰り返すことで製造することが可能となる。 【0087】第1工程は、図13(a)に示す如く、第1の実施例の第1工程と同様である。

【0088】第2工程は、図13(b)に示す如く、第1の実施例の第2工程と同様である。

【0089】第3工程は、図13(c)に示す如く、第二の共通電源8を形成するための金属膜を成膜する。ここでは、第1の実施例の第1工程と同様に、クロム(またはチタン、チタン/白金、タングステン)/銅/クロム(またはチタン、チタン/白金、タングステン)を用いることが出来る。本発明では、エッチングによる加工性が良いため、クロム/銅/クロムを用いることとした。

【0090】第4工程は、図13(d)に示す如く、レジストパターン14を形成し、第3工程で形成した金属 30 膜8を加工し、電源用基板7との接続のためのビアホール周辺部をエッチング除去する工程である。その後、レジストを剥離し、第5工程に示すように、電源用基板7と半導体チップ1の電源用バンプを結線する部分(上記ビアホール周辺部)の周辺部を除去した電源用配線8bを形成する。

【0091】第5工程は、図13(e)に示す如く、第 1の実施例の第2工程と同様に、第2層目の絶縁層4b を形成する工程である。

【0092】第6工程は、図13(f)に示す如く、第 40 1の実施例の第3工程と同様に第2層目の絶縁層4bの 表面に給電膜5を形成する工程である。

【0093】第7工程は、図14(a)に示す如く、第 1の実施例の第4工程および第5工程と同様な工程であ る。

【0094】第8工程は、図14(b)に示す如く、第1の実施例の第6工程と同様な工程である。

【0095】第9工程は、図14(c)に示す如く、第1の実施例の第7工程と同様である。

【0096】第10工程は、図14(d)に示す如く、 50 の製造方法の第2の実施例の中間の工程を説明するため

第1の実施例の第8工程と同様である。

【0097】第11工程は、図14(e)に示す如く、 第1の実施例の第9工程および第10工程と同様である。

【0098】[第4の実施の形態] 本発明に係る配線基板10の第4の実施の形態は、図15に示すように、信号用配線(信号用配線パターン)13a、13b及び共通電源用配線(電源用基板7と絶縁層4a上の配線8b)を2層とした構造である。なお、図15には、信号用配10線パターンを第2層目の絶縁層4b上のものしか示していない。この構造は、電源用基板7の上に絶縁層として4層4a、4b、4c、4dを積層して構成している。そして、絶縁層4dの表面に露出した各種電極は、半導体チップ1に形成された各種バンプとはんだボール2を介して接続されて構成される。

[0099]

【発明の効果】本発明によれば、多ピンLSIを受ける 高密度の配線基板を低コスト、高歩留まりで実現することができる効果を奏する。

20 【0100】また、本発明によれば、低コストで、且つ 高密度の配線基板に、複数の半導体チップをはんだバン プを用いて接続実装したマルチチップモジュール構造体 (半導体装置)を実現することができる効果を奏する。 【図面の簡単な説明】

【図1】本発明に係わる配線基板の第1の実施の形態の 構造を示す断面図である。

【図2】本発明に係わる配線基板に配線した信号用配線 と電源用導体との配置関係を示す平面図である。

【図3】本発明に係わる複数の半導体チップをはんだバンプを用いて配線基板に接続実装したマルチチップモジュール構造体(半導体装置)を示す斜視図である。

【図4】図3に示すマルチチップモジュール構造体(半導体装置)を実装プリント配線基板に実装した状態を示す正面図である。

【図5】図3に示すマルチチップモジュール構造体(半導体装置)をスペーサを挟んで実装プリント配線基板に 実装した状態を示す正面図である。

【図6】本発明に係わる配線基板の第1の実施の形態の 製造方法の第1の実施例の前半の工程を説明するための 図である。

【図7】本発明に係わる配線基板の第1の実施の形態の 製造方法の第1の実施例の後半の工程を説明するための 図である。

【図8】本発明に係わる配線基板の第2の実施の形態の 構造を示す断面図である。

【図9】本発明に係わる配線基板の第2の実施の形態の 製造方法の第2の実施例の前部の工程を説明するための 図である。

【図10】本発明に係わる配線基板の第2の実施の形態の製造方法の第2の実施例の中間の工程を説明するため

の図である。

【図11】本発明に係わる配線基板の第2の実施の形態の製造方法の第2の実施例の後部の工程を説明するための図である。

17

【図12】本発明に係わる配線基板の第3の実施の形態の構造を示す断面図である。

【図13】本発明に係わる配線基板の第3の実施の形態の製造方法の第3の実施例の前半の工程を説明するための図である。

【図14】本発明に係わる配線基板の第3の実施の形態 10 導体)、13…信号用配線(信号用配線パターン)、1の製造方法の第3の実施例の後半の工程を説明するため 3 a …第1層目の信号用配線、13b…第2層目の信号の図である。 用配線、14…レジストパターン、20、22…電源用


【図15】本発明に係わる配線基板の第4の実施の形態の構造を示す断面図である。

*【符号の説明】


1…半導体チップ、2…はんだボール、3 a、3 b、4 3 a、4 3 b…はんだ拡散防止層、4 a、4 b、4 c、4 d m絶縁層、5、5 a、5 b、5 c、4 1、4 1 a、4 1 b、4 1 c m給電膜、6 a、6 b、4 2 a、4 2 b、4 2 c m導体層(電源用導体、信号用導体、信号用配線パターン)、7 m電源用基板、8 b m共通電源用配線、9 m外部接続用はんだボール、10 m配線基板、1 1 a、1 1 b m信号用電極、12 m電源用電極(電源用導体)、13 m信号用配線(信号用配線パターン)、1 3 a m第1層目の信号用配線、1 3 b m第2層目の信号用配線、1 4 m レジストパターン、2 0、2 2 m 電源用電極、2 1 m スペーサ、3 0 m 実装基板(実装プリント配線基板)。

【図1】

図 1




【図2】




【図3】

X 3




【図4】

X 4




【図5】


図 5




【図12】


図 12







【図15】



フロントページの続き

(72)発明者 山口 欣秀

神奈川県横浜市戸塚区吉田町292番地 株式会社日立製作所生産技術研究所内

(72) 発明者 諫田 尚哉 神奈川県横浜市戸塚区吉田町292番地 株 式会社日立製作所生産技術研究所内

(72) 発明者 水島 明子 神奈川県横浜市戸塚区吉田町292番地 株式会社日立製作所生産技術研究所内

(72) 発明者 大久保 雅史 神奈川県横浜市戸塚区吉田町292番地 株 式会社日立製作所生産技術研究所内

(72) 発明者 角田 重晴 神奈川県横浜市戸塚区吉田町292番地 株 式会社日立製作所生産技術研究所内 (72) 発明者 皆川 円

神奈川県横浜市戸塚区吉田町292番地 株式会社日立製作所生産技術研究所内

(72) 発明者 宝藏寺 裕之 神奈川県横浜市戸塚区吉田町292番地 株 式会社日立製作所生産技術研究所内

(72) 発明者 三浦 一真 神奈川県横浜市戸塚区吉田町292番地 株式会社日立製作所生産技術研究所内

F ターム(参考) 5E319 AA03 AC01 AC17 BB04 CC33 GG01

5E336 AA04 BB03 BB17 BB18 BB19 BC34 CC32 CC55 EE01 GG30 5E338 AA03 BB63 BB75 CC01 CC04 CC06 CD33 EE23 EE33